MODEL 859 50 MHz PROGRAMMABLE PULSE GENERATOR



WAVETEK SAN DIEGO, INC.

9045 Balboa Ave., San Diego, CA 92123

MODEL 859 50 MHz PROGRAMMABLE PULSE GENERATOR

© - 1980 - Wavetek

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO WAVETEK AND IS SOLELY FOR INSTRUMENT OPERATION AND MAINTENANCE. THE INFORMATION IN THIS DOCUMENT MAY NOT BE DUPLICATED IN ANY MANNER WITHOUT THE PRIOR APPROVAL IN WRITING OF WAVETEK.



WAVETEK SAN DIEGO, INC. 9045 Balboa Ave., San Diego, CA 92123 P. O. Box 85265, San Diego, CA 92138 Tel 619/279-2200 TWX 910/335-2007

WARRANTY

Wavetek warrants that all products of its own manufacture conform to Wavetek specifications and are free from defects in material and workmanship when used under normal operating conditions and within the service conditions for which they were furnished.

The obligation of Wavetek hereunder shall expire one (1) year after delivery and is limited to repairing, or at its option, replacing without charge, any such product which in Wavetek's sole opinion proves to be defective within the scope of this Warranty. In the event Wavetek is not able to repair or replace defective products or components within a reasonable time after receipt thereof, Buyer shall be credited for their value at the original purchase price.

Wavetek must be notified in writing of the defect or nonconformity within the warranty period and the affected product returned to Wavetek's factory or to an authorized service center within thirty (30) days after discovery of such defect or nonconformity. Shipment shall not be made without prior authorization by Wavetek.

This is Wavetek's sole warranty with respect to the products delivered hereunder. No statement, representation, agreement or understanding, oral or written, made by an agent, distributor, representative or employee of Wavetek, which is not contained in this warranty, will be binding upon Wavetek, unless made in writing and executed by an authorized Wavetek employee. Wavetek makes no other warranty of any kind whatsoever, expressed or implied, and all implied warranties of merchantability and fitness for a particular use which exceed the aforestated obligation are hereby disclaimed by Wavetek and excluded from this agreement. Under no circumstances shall Wavetek be liable to Buyer, in contract or in tort, for any special, indirect, incidental or consequential damages, expenses, losses or delays however caused.

CONTENTS

| SECTION 1 | GENERAL DESCRIPTION | |
|-----------|---|---|
| | 1.1 THE MODEL 859 AND OPTIONS 1.1.1 Standard Model 1.1.2 Second Channel Option 1.2 SPECIFICATIONS 1.2.1 Versatility 1.2.2 Pulse Outputs 1.2.3 Time Domain 1.2.4 Input Characteristics 1.2.5 General 1.2.6 Options | 1-1 1-1 1-1 1-1 1-2 1-2 1-3 1-4 |
| SECTION 2 | INSTALLATION AND INTERFACE | ٠ |
| | 2.1 MECHANICAL INSTALLATION 2.2 ELECTRICAL INSTALLATION 2.2.1 Power Connection 2.2.2 Signal Connections 2.2.3 GPIB Connections 2.2.4 GPIB Address 2.2.5 Initial Checkout and Operation 2.2.6 Performance Tests | 2-1 2-1 2-1 2-2 2-2 2-4 |
| SECTION 3 | OPERATION | |
| | 3.1 DATA ENTRY 3.2 POWER 3.3 BASIC COMMAND STRUCTURE 3.4 ERRORS 3.4.1 Class 1 Errors 3.4.2 Class 2 Errors 3.4.3 Class 3 Error 3.5 EXECUTING THE PROGRAM 3.6 FUNCTION 3.7 MODE 3.7.1 Continuous 3.7.2 Triggered Mode, Format and Level 3.7.3 Gate 3.7.4 Burst Mode and Burst Length 3.7.5 External Width 3.7.6 Time Interval 3.8 TIME DOMAIN 3.8.1 Repetition Rate 3.8.2 Width 3.8.3 Delay 3.8.4 Transistion Times 3.9 PULSE OUTPUTS 3.9.1 Channel 3.9.2 Output Off/On | 3-2 3-8 3-8 3-8 3-9 3-10 3-10 3-11 3-11 3-11 3-12 3-12 3-12 3-13 3-13 |

CONTENTS (Continued)

| | 3.9.3 Normal/Complement | |
|------------|--|--------|
| | 3.9.4 Loads | 3-13 |
| | 3.9.5 Levels | 3-13 |
| | 3.9.6 Sync Output | 3-14 |
| | 3.9.4 Clock Output | |
| | 3.10 STORED SETTINGS | |
| | 3.10.1 Storing Program Sets | |
| | | |
| | | |
| • | 3.10.3 High Speed Recall of Programs | |
| | 3.10.4 Deleting Programs | |
| | 3.11 GPIB | |
| | 3.11.1 Bus Lines Defined | 3-15 |
| | 3.11.2 Commands | 3-16 |
| | 3.11.3 Data Transfer | 3-17 |
| | 3.11.4 Talker | 3-17 |
| | 3.11.5 Service Request Enable | |
| | 3.11.6 End Of String or Terminator Specification | |
| | 3.11.7 GET Mode | |
| | | |
| | 3.11.8 Return To Local | |
| | 3.11.9 Display | |
| | 3.12 VERNIER (†,I) AND CURSOR | |
| ٠. | 3.12.1 Vernier Cursor | |
| | 3.12.2 Vernier | 3-19 |
| | 3.13 COMMAND RECALL | 3-19 |
| | 3.14 SYSTEM ACTIONS | 3-19 |
| | 3.14.1 Lamp Test | 3-19 |
| • | 3.14.2 Reset | |
| | 3.15 CLEAR ENTRY | |
| | 3.16 EXPONENT | |
| | · · | |
| ent o | 3.17 KEYBOARD / DISPLAY | |
| | 3.18 RAM BATTERIES | 3-20 |
| | | |
| SECTION 4 | CIRCUIT DESCRIPTION | |
| | | |
| | 4.1 INTRODUCTION | 4-1 |
| | 4.2 CLOCK OSCILLATOR | |
| | 4.3 DELAY AND WIDTH ONE SHOTS | 4.4 |
| | 4.4 TRANSITION SHAPER | 4-6 |
| | 4.5 OUTPUT AMPLIFIER | |
| | 4.6 TRIGGER COMPARATOR | |
| | 4.7 BURST COUNTER | |
| | 4.8 RAM BOARD | |
| twitten in | | |
| | | |
| | 4.9.1 Keyboard | |
| | 4.9.2 Display | |
| | 4.10 GENERAL PURPOSE INTERFACE | |
| | 4.10.1 Data Ready | |
| | 4.10.2 GPIB Busy | 4-12 |
| | 4.10.3 End | . 4-12 |
| | 4.10.4 Remote | 4-12 |
| | 4.10.5 Talk | |
| | | |

CONTENTS (Continued)

| | 4.10.6 Listen 4.10.7 Service Request 4.11 MICROPROCESSOR (Microprocessor and Memory RAM Boards) 4.11.1 Microprocessor Board 4.12 POWER SUPPLY 4.13 CLOCK OUTPUT 4.14 SYNC OUTPUT | 4-12 4-12 4-12 4-13 4-15 |
|------------|---|---|
| SECTION 5 | TROUBLESHOOTING | |
| | 5.1 INTRODUCTION 5.2 POWER SUPPLY 5.3 MICROPROCESSOR 5.4 GPIB INTERFACE | 5-1 5-1 |
| SECTION 6 | CALIBRATION | |
| | 6.1 FACTORY REPAIR 6.2 CALIBRATION 6.3 RECOMMENDED TEST EQUIPMENT AND ACCESSORIES 6.4 LOW AMP (CURRENT) POWER SUPPLY 6.5 HIGH AMP (CURRENT) POWER SUPPLY 6.6 DISPLAY LOGIC 6.7 CLOCK OSCILLATOR 6.8 TRIGGER AND BURST COUNTER 6.9 DELAY AND WIDTH 6.10 OUTPUT AMPLIFIER | 6-1 6-1 6-2 6-2 6-2 6-2 6-2 |
| SECTION 7 | PARTS AND SCHEMATICS | |
| | 7.1 DRAWINGS 7.2 ADDENDA 7.3 ORDERING PARTS | 7-1 |
| APPENDICES | | |
| | APPENDIX A American Standard Code for Information Interchange (ASCII) | Λ. 1 |
| | APPENDIX B Programming Command Summary | B-1 |

the second of

SAFETY

This instrument is wired for earth grounding via the facility power wiring. Do not bypass earth grounding with two wire extension cords, plug adapters, etc.

BEFORE PLUGGING IN the instrument, comply with installation instructions.

MAINTENANCE may require power on with the instrument covers removed. This should be done only by qualified personnel aware of the electrical hazards.

The instrument power receptacle is connected to the instrument safety earth terminal with a green/yellow wire. Do not alter this connection. (Reference:

or

stamped inside the rear panel near the safety earth terminal.)

WARNING notes call attention to possible injury or death hazards in subsequent operations.

CAUTION notes call attention to possible equipment damage in subsequent operations.



SECTION GENERAL DESCRIPTION

1.1 THE MODEL 859 AND OPTIONS

1.1.1 Standard Model

The Model 859, 50 MHz Programmable Pulse Generator, is a source of electrical pulses that can be programmed from the front panel keyboard or via a GPIB.

Pulse period, width, delay, levels and transition times are programmable. A vernier control allows real time incrementing and decrementing of these output pulse parameter values.

The generator can be programmed to operate in continuous mode or one of five triggered modes. Triggering may be by an analog signal, GPIB command or front panel key.

Up to 25 complete sets of programming may be stored and rapidly recalled.

1.1.2 Second Channel Option

A second channel of output is optional. All parameters are independent of the first channel, except frequency and mode.

1.2 SPECIFICATIONS

1.2.1 Versatility

1.2.1.1 Pulse Outputs

There are four pulse outputs.

- 1. Variable main channel pulse.
- 2. Second channel variable pulse (optional).
- 3. TTL compatible fixed sync pulse at lowest frequency in generation system.
- 4. Fixed symmetrical TTL compatible (approximately 50% duty cycle) clock output which follows repetition rate generator.

1.2.1.2 Operational Modes

Continuous: Output continuous at programmed frequency.

Triggered: Output quiescent until triggered for one single or double pulse.

Gated: As triggered mode, except repetition rate generator is enabled for duration of input trigger. Last pulse period started is completed. Maximum gate rate is 25 MHz.

Burst: As triggered mode, except repetition rate generator is enabled for programmed number of pulse periods from 1 to 10,000.

External Width: Trigger duration and rate set pulse width and repetition rate.

Time Interval: Trigger causes one pulse with programmed width: 20 ns to 9999s.

Resolution: To nearest 20 ns, <100 μ s. To 4 digits, \geq 100 μ s.

Accuracy: $2\% \pm 2$ ns.

Duty Cycle: 90% limited by 100 ns off time.

1.2.1.3 Pulse Functions

Single: One pulse each pulse period. Up to 50 MHz repetition rate.

Double: One pair of pulses each pulse period. Up to 25 MHz repetition rate. Both pulses have programmed width. Position of second pulse set by delay control.

Square: Pulse is fixed symmetrical (50% duty cycle) up to 50 MHz repetition rate with variable transition times to <5 ns.

 $50\% \pm 2\% \pm 2$ ns to 25 MHz.

 $50\% \pm 10\% \pm 2 \text{ ns at } > 25 \text{ MHz}.$

Inhibit: Disconnected output and no error checking on channel.

1.2.2 Pulse Outputs

1.2.2.1 Main Output

Upper and lower pulse levels of both main output channels (second channel optional) are independently programmable. High impedance or 50Ω source impedance automatically selected. If upper level, lower level or peak-to-peak amplitude is > |10V|, the 50Ω internal source is changed to high impedance. The values in table 1-1 are for a precision 50Ω load impedance.

Pulses of either output channel may be normal or complement. In complement, upper and lower levels are interchanged. Transition times remain as programmed.

Table 1-1. Pulse Output Specifications

| Characteristics | High Impedance Source | 50Ω Source |
|--|---|---|
| Upper Level Range Lower Level Range Resolution (digits of programmed value) | - 12.00 to +20.00V - 20.00 to +12.00V <3 digits (20 mV) | - 9.96 to + 10.00V - 10.0 to + 9.96V 3 digits (10 mV) |
| Amplitude Accuracy | 8.00 to 20.00V 3% program value ±1% ampl ±100 mV | 40 mV to 10V 2% program value ±1% ampl ±50 mV |
| Repeatability Preshoot Overshoot & Ringing | Highly dependent upon cable length and load impedance | \pm 1% ampl \pm 50 mV \pm 3% ampl \pm 10 mV \pm 3% ampl \pm 10 mV |

1.2.2.2 Sync Output

A pulse of approximately -0.6 to 3V from 50Ω source at lowest frequency in generator system.

1.2.2.3 Clock Output

A pulse of approximately -0.6 to 3V from 50Ω source, approximately 50% duty cycle and with programmed repetition rate in continuous, gated and burst modes. Repetition rate in time interval mode determined by microprocessor.

1.2.3 Time Domain

1.2.3.1 Repetition Rate

Frequency Range: 0.5 Hz to 50 MHz.

Period Range: 20 ns to 2s.

Resolution: 3 digits of programmed value.

Accuracy: 2% ±1 ns.

Repeatability: 2% ±1 ns.

Jitter: $0.1\% \pm 50$ ps.

1.2.3.2 Width

Width control affects pulses of the main channels.

Range: 10 ns to 999 ms.

Resolution: 1 ns from 10 ns to 19.999 μ s; 3 digits of

programmed value from 20 μs to 999 ms.

Accuracy: $\pm 1\% \pm 2$ ns.

Repeatability: $\pm 1\% \pm 1$ ns.

Jitter: $\pm 0.1\% \pm 50$ ps width <1 μ s; $\pm 0.05\%$ width

1 to 10 μ s; $\pm 0.005\%$ width > 10 μ s.

Duty Cycle: 90% limited by 10 ns minimum off time

(with 4 ns transition time).

1.2.3.3 Delay

Delay control affects pulses of the main channels.

Range: 0 ns to 999 ms.

Resolution: 1 ns from 0 ns to 19.999 μ s; 3 digits of

programmed value from 20 us to 999 ms.

Accuracy: ±1% ±2 ns.*

Repeatability: $\pm 1\% \pm 1$ ns.

Jitter: $\pm 0.1\% \pm 50$ ps delay <1 μ s; $\pm 0.05\%$ delay

1 to 10 μ s; $\pm 0.005\%$ delay > 10 μ s.

Duty Cycle: 90% limited by 10 ns minimum off time for delay $<\!25$ ns and by 20 ns minimum off time for

delay ≥ 25 ns (with 4 ns transition times).

1.2.3.4 Transition Time

For pulses of either main channel, leading and trailing edge transition times adjustable from 5 ns to 25 ms (10% to 90% points of programmed amplitude).

Transition Times: Variable to approximately 50:1.

Leading and trailing edge times must be in the same range:

4 ns to 100 ns; 50 ns to 2.50 μ s; 500 ns to 25.0 μ s; 5 μ s to 250 μ s; 50 μ s to 2.50 ms; 500 μ s to 25.0 ms.

Resolution: 3 digits of programmed value when both transitions are in the first 10:1 portion of their transition time range, decreasing to 2 digits at 50:1.

Accuracy: $\pm 5\% \pm 2$ ns. Repeatability: $\pm 1\% \pm 1$ ns.

Linearity: $\pm 3\%$ for transitions > 50 ns.

1.2.3.5 System Delays

Fixed trigger input to sync output delays for each mode.

Triggered: 60 ± 10 ns. Gated: 100 ± 10 ns.

Burst: 100 ± 10 ns.

External Width: 40 ± 10 ns. Time Interval: 80 ± 10 ns.

1.2.4 Input Characteristics

1.2.4.1 External Trigger

Arbitrary trigger signals accepted. Rising or falling edge triggering selectable.

Trigger Point: -5 to +5V adjustable at rear panel.

Impedance: $\sim 1 \text{ k}\Omega$ paralleled by 22 pF.

Width: 10 ns minimum.

Amplitude: 700 mV minimum to $\pm 10 \text{V}$ maximum.

Repetition Rate: 50 MHz maximum.

1.2.4.2 Manual Trigger

Front panel key. In gated and external width modes, output active while key depressed.

1.2.4.3 GPIB Trigger

ASCII J. In gated and external width modes, H signals end of active interval.

1.2.4.4 GPIB

IEEE 488-1978 compatible for direct connection to GPIB. Optical isolation. Capabilities are as follows.

Listener: AH1 and L4.
Talker: SH1 and T6.
Service Request: SR1.
Remote Local: RL1.
Device Clear: DC1.

Device Trigger: DT1.

| Parameter | Typical Programming Time |
|-------------------|--------------------------------|
| Command Handshake | 2 μs |
| Data Handshake | 220 μs |
| Frequency | 15 ms |
| Period | 20 ms |
| Upper Level | 20 ms |
| Lower Level | 20 ms |
| Delay | 15 ms |
| Width | 18 ms |
| Leading Edge | 35 ms |
| Trailing Edge | 35 ms |
| Time Interval | 10 ms |
| Mode | 10 ms |
| Function | 5 ms |
| Channel | 7 ms |
| Trigger Format | 5 ms |
| Normal/Complement | 5 ms |
| Output ON/OFF | 5 ms |
| Burst Number | 8 ms |
| Trigger | 3 ms |
| Store Settings | 20 ms |
| Recall Setting | 8 ms* |
| Next Setting | 5 ms* |
| Previous Setting | 5 ms* |
| Execute | 20 ms* |
| GET | 2 ms |
| Reset | 50 ms |
| GET Mode | 5 ms |
| SRQ Code | 5 ms |
| Talk Message | 5 ms |
| Terminator | 8 ms |
| Gate OFF | 2 ms |

*2.5 ms when via GET.

Measurements made with HP 9825A controller. Times will vary with different controllers. Data rate will follow slowest listener on bus.

1.2.5 General

1.2.5.1 **Features**

Trigger Indicator: Indicates when generator is properly triggered or a burst or time interval is in progress.

Error Detection: Microprocessor detected errors are displayed or flagged via SRQ.

Vernier: Key controlled step or continuous incrementing of any pulse parameter. Cursor selects digit to be updated. Automatic over and under flow.

Nonvolatile Stored Settings: Twenty five complete front panel setups can be stored and recalled from internal memory. Thirty day backup time. Forty-five hour maximum recharge time. Expandable up to 100 settings.

Reset: Generator is returned to standard setup for confidence check.

Command Recall: Key controlled display of last 36 characters sent via GPIB interface or keyboard.

Return To Local: Key controlled return from remote GPIB to local front panel operation (subject to local lockout).

Manual Trigger: Key controlled trigger for triggered, gated, burst, external width and time interval modes.

1.2.5.2 Environmental

Specifications apply for 25 \pm 5°c after 30 minutes warm-up. Instrument will operate from 0 to 50°C, 0 to

10,000 feet at 25°C and from 0 to 95% relative humidity at 25°C.

1.2.5.3 Dimensions

Fits standard 48.3 cm (19 in.) rack. Dimensions behind front panel are 43.2 cm (17 in.) wide; 13.3 cm ($5\frac{1}{4}$ in.) high; 58.4 cm (23 in.) deep. Supplied with rack mount adapters.

1.2.5.4 Weight

26.3 kg (58 lb) net; 32 kg (70 lb) shipping.

1.2.5.5 Power

90 to 105V, 108 to 126V, 198 to 231V or 216 to 252V; 48 to 66 Hz. Single channel, 200 VA. Dual channel, 250 VA.

1.2.6 Option

001: Additional Channel — Second channel of delay, width, transition times and output levels. Channels share operating mode and internal clock period only. All other functions and parameters are independent.

NOTE

Specifications apply with transition time set to minimum; with a 50Ω source driving a 50Ω load.

SECTION 2 INSTALLATION AND INTERFACE

2.1 MECHANICAL INSTALLATION

After unpacking the instrument, visually inspect all external parts for possible damage to connectors, surface areas, etc. If damage is discovered, file a claim with the carrier who transported the unit. The shipping container and packing material should be saved in case reshipment is required.

CAUTION

Do not mount this instrument by front panel alone. Slides or tray support is necessary to prevent instrument damage.

The generator can be used as a bench instrument or rack mounted. In either use, ensure that there is no impedance to air flow at any surface of the instrument. Before rack mounting, it may be desirable to perform the initial checkout (paragraph 2.2.5) to verify operation of all functions.

2.2 ELECTRICAL INSTALLATION

2.2.1 Power Connection

NOTE

Unless otherwise specified at the time of purchase, this instrument was shipped from the factory with the power transformer connected for operation on a 120 Vac line supply and with a 3 amp fuse.

Conversion to other input voltages requires a change in rear panel fuse holder voltage card position and fuse (figure 2-1) according to the following procedure.

- Disconnect the power cord at the instrument, open fuse holder cover door and rotate fuse-pull to left to remove the fuse.
- 2. Remove the small printed circuit board and select operating voltage by orienting the printed circuit board to position the desired voltage to

the top left side. Push the board firmly into its module slot.

| Card Position | Input Vac | Fuse |
|---------------|------------|---------|
| 100 | 90 to 105 | 3 amp |
| 120 | 108 to 126 | 3 amp |
| 220 | 198 to 231 | 1.5 amp |
| 240 | 216 to 252 | 1.5 amp |

- 3. Rotate the fuse-pull back into the normal position and insert the correct fuse into the fuse holder. Close the cover door.
- 4. Connect the ac line cord to the mating connector at the rear of the unit and the power source.




Figure 2-1. Voltage Selector and Fuse

2.2.2 Signal Connections

Use RG58U 50Ω coaxial cables equipped with BNC connectors to distribute signals when connecting this instrument to associated equipment.

TRIG IN BNC \pm 10V maximum, 1 k Ω impedance SYNC OUT BNC 3V, 50 Ω impedance CLOCK OUT BNC 3V, 50 Ω impedance CH1 OUT BNC 20V into 50 Ω load CH2 OUT BNC 20V into 50 Ω load BNC ground may be floated a maximum of 42V peak.

2.2.3 GPIB Connections

The GPIB I/O rear panel connection is shown in figure 2-2; pin connections and signal names are given in table 2-1. The panel connector is an Amphenol 57-10240 or equivalent and connects to a GPIB bus cable connector (available from Wavetek in 1 and 2 meter lengths). The GPIB interface is optically isolated from the instrument.

Table 2-1. GPIB Data In/Out

| 14010 2 11 41 10 244 11 10 44 | | | | | | |
|-------------------------------|----------------------|--|--|--|--|--|
| Pin | Signal | | | | | |
| 1 | DIO1 | | | | | |
| 2 | DIO2 | | | | | |
| 3 | DIO3 > True When Low | | | | | |
| 4 | DIO4 | | | | | |
| 5 | EOI | | | | | |
| 6 | DAV | | | | | |
| 7 | NRFD True When High | | | | | |
| 8 | NDAC) | | | | | |
| 9 | IFC \ | | | | | |
| 10 | SRQ True When Low | | | | | |
| 11 | ATN J | | | | | |
| 12 | Safety Gnd | | | | | |
| 13 14 | DIO5 | | | | | |
| • • | DIO6 True When Low | | | | | |
| 15 16 | DIO7 Frue When Low | | | | | |
| 17 | REN | | | | | |
| 18 | nen / | | | | | |
| 19 | | | | | | |
| 20 | | | | | | |
| 21 | Signal Gnd | | | | | |
| 22 | Signal and | | | | | |
| 23 | | | | | | |
| 24 | J | | | | | |
| | | | | | | |

2.2.4 GPIB Address


For instruments on the General Purpose Interface Bus (GPIB), ensure that the GPIB address is correct. The GPIB address can be changed by the switch on the rear of the instrument (see figure 2-2) by simply setting the multiple section switch according to table 2-2. The switch sections are labeled from 1 through 5 and their open positions are noted

(OPEN = Binary 0 in table 2-2). To verify the address, press ADRS on the front panel. The device number (decimal) and ASCII listen and talk addresses will be displayed.

NOTE
Address 31 is not allowed.

Table 2-2. GPIB Address Codes

| | Address | | | | | | | | |
|----------|---------|--------|-----------------|---|---|---|--------------|----------|----------|
| | ASCII | | Switch Position | | | | Hex decir | | |
| Device | Listen | Talk | 1 | 2 | 3 | 4 | 5 | Listen | Talk |
| 0 | (space) | @ | 0 | 0 | 0 | 0 | 0 | 20 | 40 |
| 1 2 | ! ;, | A B | 1 0 | 0 | 0 | 0 | 0 | 21 | 41 |
| 3 | # | С | 1 | 1 | 0 | 0 | 0 | 22 23 | 42 43 |
| 4 | \$ | D | 0 | 0 | 1 | 0 | 0 | 23 | 43 44 |
| 5 | , w | E | 1 | 0 | 1 | 0 | 0 | 25 | 45 |
| 6 | & | F | 0 | 1 | 1 | 0 | 0 | 26 | 46 |
| 7 | , | Ğ | 1 | 1 | 1 | 0 | 0 | 27 | 47 |
| 8 | (| Н | 0 | 0 | 0 | 1 | 0 | 28 | 48 |
| 9 |) | ı | 1 | 0 | 0 | 1 | 0 | 29 | 49 |
| 10 | * | J | 0 | 1 | 0 | 1 | 0 | 2A | 4A |
| 11 | + | K | 1 | 1 | 0 | 1 | 0 | 2B | 4B |
| 12 | , | L | 0 | 0 | 1 | 1 | 0 | 2C | 4C |
| 13 | _ | M | 1 | 0 | 1 | 1 | 0 | 2D | 4D |
| 14 | • | N | 0 | 1 | 1 | 1 | 0 | 2E | 4E |
| 15 16 | / | O P | 1 | 1 | 1 | 1 | 0 | 2F | 4F |
| 16 17 | 0 | Q | 0 | 0 | 0 | 0 | 1 | 30 31 | 50 51 |
| 18 | 2 | R | 0 | 1 | 0 | 0 | 1 | 32 | 52 |
| 19 | 3 | S | 1 | i | 0 | 0 | 1 | 33 | 53 |
| 20 | 4 | T | 0 | 0 | 1 | 0 | 1 | 34 | 54 |
| 21 | 5 | Ú | 1 | 0 | 1 | 0 | 1 | 35 | 55 |
| 22 | 6 | V | 0 | 1 | 1 | 0 | 1 | 36 | 56 |
| 23 | 7 | W | 1 | 1 | 1 | 0 | 1 | 37 | 57 |
| 24 | 8 | X | 0 | 0 | 0 | 1 | 1 | 38 | 58 |
| 25 | 9 | Υ | 1 | 0 | 0 | 1 | 1 | 39 | 59 |
| 26 | : | Z | 0 | 1 | 0 | 1 | 1 | 3A | 5A |
| 27 | ; | [| 1 | 1 | 0 | 1 | 1. | 3B | 5B |
| 28 | < = | \ | 0 | 0 | 1 | 1 | 1 | 3C | 5C |
| 29 20 | 1 |] | 1 | 0 | 1 | 1 | 1 | 3D | 5D |
| 30 | > | | 0 | | | 1 | 1 | 3E | 5E |



| Location | | Function | Paragraph |
|----------|-------------------------|---|---|
| | 1 2 3 4 5 | GPIB address selector DIP switch Power cord receptacle Fuse and fuse holder Trigger signal input BNC Channel 1 output BNC Sync output BNC | 2.2.4 2.2.1 2.2.1 2.2.2, 3.7.2 2.2.2, 3.9 2.2.2, 3.9.6 |
| ť | 7 8 9 10 11 | Channel 2 output BNC Clock output BNC Air filter screen Trigger acceptance level GPIB connector | 2.2.2, 3.9 2.2.2, 3.9.7 3.7.2 2.2.3 |

Figure 2-2. Rear Panel and Cross Reference

2.2.5 Initial Checkout and Operation

Make the equipment setup shown in figure 2-3 and perform the steps in table 2-3 to verify the 859 operation. Parameter letters on a lower corner of the keys are used to indicate the key to press. For example, program **P1I**.

P1I = OFF/ON 1 EXEC

Refer to appendix C for pulse parameter definitions. Refer to figure 3-1 if further keyboard or display explanations are required. Table 2-4, Acceptance Test Record, may be reproduced, completed and utilized as a record of acceptance.




Figure 2-3. Equipment Setup

2.2.6 Performance Tests

Performance tests, table 2-5, verify that the parameters are within, or not within, specifications. Applicable portions of these tests should be used after equipment repair, and the entire test should be performed for assurance of signal quality. If an alignment

problem is suspected, refer to section 6; if malfunction is suspected, refer to section 5. Refer to appendix C for pulse parameter illustrations.

NOTE

Allow instruments to warm up 30 minutes prior to tests.

Table 2-3. Operation Verification

| Step | Test | Tester and Setup | Program | Desired Results |
|------|-----------------------------|---|--|---|
| 1 | Self Test | None | Power: ON | 859 displays SELF-TEST for less than 5s, then WAVETEK 859 |
| 2 | Wake-UP State | Connect 859, oscilloscope and trigger source as in figure 2-3. Scope settings: CH1 0.5 V/Div CH2 0.5 V/Div Horizontal 0.2 ms/Div External trigger | Output: P1I | Scope: 1 kHz, 1 Vp-p square wave |
| 3 | Output Levels | Scope setting: CH1, 5 V/Div | Upper Level: A Press CURSOR and select Most Significant Digit (MSD). Press VER- NIER 1 until error occurs | Scope: Level increases positively |
| 4 | | | Upper Level: A 5I. Lower Level: D Press CURSOR and select MSD. Press VERNIER I until error occurs | Scope: Level increases negatively |
| 5 | | | Reprogram levels: A10D0I | Scope: 10V upper level, 0V lower level square wave |
| 6 | Normal/Complement Output | | Width: N3E-4 Function: C0I | Scope: 1 kHz pulse. |
| 7 | | | Complement Output: O1I | Scope: Complement of previous pulse |
| 8 | | | Output: O0I | Scope: Pulse width increases. |
| 9 | Width | | Width: N1E-6IN Press CURSOR and select MSD. Press VERNIER 1 until error occurs. | Scope: Pulse width increases. |
| 10 | | | Width: N20E-6I | Scope: 20 μs wide pulse |
| 11 | Delay | | Delay: L1E-6II. Press CURSOR and select MSD. Press VERNIER 1 until error occurs | Scope: Pulse delay increases |
| 12 | Leading Edge | | Width: N3E-4 Delay: L1E-4. Transition Times: U1E-5V1E-5IU. Press CURSOR and select MSD. Press VERNIER † until error occurs | Scope: Leading edge transition time increases. |
| 13 | | 32 MA | Leading Edge: U10E-6I | Scope: 10 μs leading edge |

Table 2-3. Operation Verification (Continued)

| Step | Test | Tester and Setup | Program | Desired Results |
|------|------------------------|--|--|---|
| 14 | Trailing Edge | | Trailing Edge: V Press CURSOR and select MSD, Press VERNIER 1 until error occurs | Scope: Trailing edge increases |
| 15 | | | Transition: U5E-9V5E-9I | Scope: 1 kHz pulse |
| 16 | Frequency | Scope setting: Horizontal 10 ms/Div; vary as needed. Normal triggering | Frequency: F1E1 Function: C2I Frequency: F Press CURSOR and select MSD. Press VERNIER 1 until error occurs | Scope: Frequency increases. |
| 17 | Period | Scope setting: Horizontal 10 ms/Div; vary as needed. | Press CURSOR and select MSD. Press VERNIER 1 until error occurs | Scope: Period increases |
| 18 | Double Pulse | Scope setting: Horizontal 0.2 ms/Div | Frequency: F1E3 Width: N5E-5 Delay: L60E-6 Function: C1I Press CURSOR and select MSD. Press VERNIER t until error occurs | Scope: Delay of second pulse increases |
| 19 | Trigger Mode | 859 TRIGGER LEVEL (Rear Panel) ~ 1V. Trigger source: 5 Vp-p, 1 kHz sine wave. | Mode: B1 Frequency: F1E4 Trigger Format: K0 Function: C0 | Scope: A single pulse at the external trigger rate |
| 20 | Gated Mode | Scope settings: Auto trigger Horizontal 100 μs/Div | Trigger Format: K0. Function: C0. Width: N80E-6. Delay: L5E-8I Mode: B2I | Scope: A number of pulses occur- ring at the repetition rate during the active portion of the trigger signal |
| 21 | Burst Mode | Trigger source: 5 Vp-p, 10 Hz sine wave. Scope setting: Normal trigger Horizontal 2 ms/Div | Frequency: F1E3. Function: C2. Mode: B3. Burst: R10I | Scope: A burst of ten 1 kHz pulse occurring at a 1 Hz rate. |
| 22 | External Width Mode | Trigger source: 5 Vp-p, 1 kHz sine wave | Mode: B4 Trigger Format: K0I Vary 895 TRIG- GER LEVEL con- trol (Rear panel) | Scope: Observe output pulse width varies as trigger acceptance level varies. |
| 23 | | | Trigger Format: K1I Vary 859 TRIG- GER LEVEL con- trol | |

Table 2-3. Operation Verification (Continued)

| Step | Test | Tester and Setup | Program | Desired Results |
|------|--------------------------|---|--|--|
| 24 | Time Interval Mode | Scope setting: Internal auto trigger | Mode: B5 Trigger Format: K2 Time Interval: W10 Push MAN TRIG | Scope: a pulse output of 10s duration |
| 25 | Example Class 1 Error | None | Reset: Z Upper Level: A25I | 859 display: UPPR AMPL ERROR |
| 26 | | | Upper Level: A | 895 display: UPPR AMPL 500 mV |
| 27 | Example Class 2 Error | | Reset: Z Mode: B1I | 859 displays: ERR CH1 TGSQ |
| 28 | GPIB Interface | HP9825 Calculator. Connect to 859 GPIB connector. Set 859 rear panel address switch to 00001. | Press ADRS key | 859 display: GPIB ADDR 1 ! A |
| 29 | | | Calculator Program 0: dim A\$ [32] 1: dev "859", 701 2: wrt "859", "Z" 3: stp | 859 displays: 859 RESET |
| 30 | | | 4: wrt "859", "F50E6" 5: stp | 859 displays: FREQ 50 MHz |
| 31 | | | 6: wrt "859", "%T3F" 7: red "859", A\$ 8: dsp A\$ 9: stp | 9825 displays: V FREQ 50E6 |
| 32 | | | 10: clr "859" 11: stp | 859 displays: 859 RESET |
| 33 | | | 12: wrt "859", "%Q1F0F" 13: rds ("859") A 14: if bit (6, A) = 1; dsp "SRQ WORKING"; gto "STOP" 15: dsp "SRQ NOT WORKING" 16: "STOP": 17: stp | 9825 displays: SRQ WORKING |
| 34 | | , | 18: wrt "859" "ALMOST DONE" 19: stp | Push CMD RCL on 859. 859 displays: ALMOST DONE |
| 35 | | | 20: wrt "859", " 'TEST DONE' " 21: stp | 859 displays: TEST DONE |

Table 2-4. Acceptance Test Record (for reproduction)

| ocation |
|--------------|
| QA Inspector |
| Date |

| | | | Channel (1) (2) |
|--------------------|--------------------------|---|-----------------|
| Table 2-3. Step | Test | | Acceptable () |
| Отер | 1631 | | |
| 1 | Self Test | | |
| 2 | Wake-Up State | | |
| | Output Level | | |
| 3 | Upper Level | | |
| 4 | Lower Level | | |
| 6 | Normal/Complement Output | | |
| 9 | Pulse Width | | |
| 11 | Pulse Delay | | |
| | Transition Time | | |
| 12 | Leading Edge | | |
| 14 | Trailing Edge | | |
| 16 | Frequency | | |
| 17 | Period | | |
| 18 | Double Pulse | | |
| 19 | Trigger Mode | | |
| 20 | Gated Mode | | |
| 21 | Burst Mode | | |
| 22 | External Width | | |
| 23 | Time Interval | | |
| | Error Checking | | |
| 24 | Class 1 Errors | | |
| 25 | Class 2 Errors | | |
| 26 | GPIB Test | _ | |

Table 2-5. Performance Tests

| Step | Measure | Measure Tester & Setup | Program | Specified Range | | |
|------|---|---|--|-----------------|-----------|--|
| | | | | Minimum | Maximum | |
| 1 | Leading Edge | Scope (Figure 2-4) | Mode: B0 (cont) Function: C2 (square) Output: O0 (normal) Output: P1 (on) Freq: F12E6 Upper Level: A5 Lower Level: D-5 Leading Edge: U4E-9 Trailing Edge: V4E-91 | 1.8 ns | 5.0 ns | |
| 2 | Trailing Edge | | | 1.8 ns | 5.0 ns | |
| 3 | Upper Level Overshoot and Ringing | | | + 4.69V | 5.31V | |
| 4 | Lower Level Overshoot and Ringing | | | - 5.31V | – 4.69V | |
| 5 | Leading and Trailing Edge Accuracy | Time Interval Probes and Counter (figure 2-5) | Frequency: F1E5 Leading Edge: U1E-7 Trailing Edge: V1E-7I | 93 ns | 107 ns | |
| 6 | | | Frequency: F1E3 Leading Edge: U1E-6 Trailing Edge: V1E-6I | 948 ns | 1.052 μs | |
| 7 | | | Leading Edge: U1E-5 Trailing Edge: VIE-5I | 9.489 μs | 10.502 μs | |
| 8 | Frequency Accuracy | | Leading Edge: U4E-9 Trailing Edge: V4E-9 Frequency: F50E6I | 46.7 MHz | 53.74 MHz | |
| 9 | 7 | | Frequency: F33E6I | 31.3 MHz | 34.8 MHz | |
| 10 | 1 | | Frequency: F25.1E6I | 24 MHz | 26.3 MHz | |
| 11 | | | Frequency: F10E6I | 9.7 MHz | 10.3 MHz | |
| 12 | | | Frequency: F1E6I | 980 kHz | 1.02 MHz | |
| 13 | | | Frequency: F10E3I | 9.8 Hz | 10.2 kHz | |
| 14 | | | Frequency: F1E2I | 98 Hz | 102 Hz | |
| 15 | Delay Accuracy | | Function: C0 (single pulse) Frequency: F1E7 Delay: L10E-9 Width: N10E-9I | 7.9 ns | 12.1 ns | |
| 16 | | | Frequency: F5E6 Delay: L10E-8 Width: N10E-9I | 97 ns | 103 ns | |




Figure 2-4. Model 859/Oscilloscope Test Setup




Figure 2-5. Model 859/Time Interval Probes and Counter Test Setup


Table 2-5. Performance Tests (Continued)

| Step | Measure | Tester & Setup | Program | Specified Range | |
|------|---|----------------|--|-----------------|----------|
| _ | | - | | Minimum | Maximum |
| 17 | | | Frequency: F1E4 Delay: L10E-6 Width: N10E-6I | 9.9 μs | 10.1 μs |
| 18 | | | Frequency: 5E2 Delay: L1E-3 Width: N1E-3I | 990 μs | 1.01 ms |
| 19 | | | Frequency: 5E-1 Delay: L999E-3 Width: N1E-1I | 990 ms | 1.01s |
| 20 | Width Accuracy | | Delay: L0 Frequency: F1E7 Width: N10E-9I | 7.9 ns | 12.1 ns |
| 21 | | | Frequency: F5E6 Width: N10E-8I | 97 ns | 103 ns |
| 22 | | | Frequency: F1E4 Width: N10E-6I | 9.9 μs | 10.1 μs |
| 23 | | | Frequency: F5E2 Width: N1E-3I | 990 μs | 1.01 ms |
| 24 | | | Frequency: F5E-1 Width: N999E-3I | 990 ms | 1.01s |
| 25 | Upper DVM (dc mode) Level (figure 2-6) Accuracy | | Mode: B4 (external width) Output: O1 (complement) Trigger Format: K0 (lead edge) Lower Level: D0 Upper Level: A1E-1I | 47 mV | 153 mV |
| 26 | | | Upper Level: A2E-1I | 144 mV | 256 mV |
| 27 | 1 | | Upper Level: A5E-1I | 435 mV | 565 mV |
| 28 | | | Upper Level: A1E0I | 920 mV | 1.08V |
| 29 | | | Upper Level: A2E0I | 1.89V | 2.11V |
| 30 | 1 | | Upper Level: A5E0I | 4.8V | 5.2V |
| 31 | | | Upper Level: A1E1I | 9.65V | 10.35V |
| 32 | | | Upper Level: A2E1I | 19.1V | 20.9V |
| 33 | Lower Level Accuracy | | Output: O0 (normal) Upper Level: A0 Lower Level: D-1E-1I | - 47 mV | – 153 mV |
| 34 | | | Lower Level: D-2E-1I | – 144 mV | – 256 mV |
| 35 | 1 | | Lower Level: D-5E-1I | – 435 mV | - 565 mV |

Table 2-5. Performance Tests (Continued)

| Step | Measure | Tester & Setup | Program | Specifie | Specified Range | |
|------|---------|----------------|---------------------|----------|-----------------|--|
| | | | | Minimum | Maximum | |
| 36 | | | Lower Level: D-1E0I | – 920 mV | - 1.08V | |
| 37 | | | Lower Level: D-2E0I | - 1.89V | - 2.11V | |
| 38 | | | Lower Level: D-5E0I | - 4.8V | - 5.2V | |
| 39 | | | Lower Level: D-1E1I | - 9.65V | - 10.35V | |
| 40 | | | Lower Level: D-2E1I | - 19.1V | – 20.9V | |

NOTE: If applicable, repeat steps 1 through 7 and 15 through 40 to evaluate the performance of channel 2.



*DVM READINGS MUST BE COMPENSATED FOR LOAD INACCURACIES (REF: PARAGRAPH 6.10)

Figure 2-6. Model 859/DVM Test Setup

Table 2-6. Performance Tests Record

| Step of Table 2-5 | | | Minimum | Maximum | Channel (1 or 2) Actual Readings |
|-------------------|-----------------|------------------|------------------|------------------|-------------------------------------|
| | Leading Edge | Trailing Edge | | | |
| 1 2 | 4 ns | 4 ns | 1.8 ns 1.8 ns | 5.0 ns 5.0 ns | |

Overshoot and Ringing

| | Upper Level | Lower Level | | | |
|--------|----------------|----------------|--------------------|--------------------|--|
| 3 4 | 5V | – 5V | + 4.69V - 5.31V | + 5.31V - 4.69V | |

Leading Edge and Trailing Edge Accuracy

| | Leading Edge | Trailing Edge | | |
|---|-----------------|------------------|----------|-----------|
| 5 | 100 ns | | 93 ns | 107 ns |
| | | 100 μs | 93 ns | 107 ns |
| 6 | 1 μs | | 9.489 ns | 10.502 μs |
| _ | | 1 μs | 948 ns | 1.952 μs |
| 7 | 10 μs | 4.0 | 9.489 ns | 10.50 μs |
| | | 10 μs | 9.489 ns | 10.502 μs |

Frequency Accuracy

| | Setting | · | | |
|-----|----------|----------|-----------|--|
| 8 | 50 MHz | 46.7 MHz | 53.73 MHz | |
| 9 | 33 MHz | 31.3 MHz | 34.8 MHz | |
| 10 | 25.1 MHz | 24 MHz | 26.3 MHz | |
| 11 | 10 MHz | 9.7 MHz | 10.3 MHz | |
| 12 | 1.0 MHz | 980 kHz | 1.02 MHz | |
| 13 | 10 kHz | 9.8 kHz | 10.2 kHz | |
| .14 | 100 Hz | 98 Hz | 102 Hz | |

Delay Accuracy

| | Setting | | |
|----|---------|--------|---------|
| 15 | 10 ns | 7.9 ns | 12.1 ns |
| 16 | 100 ns | 97 ns | 103 ns |
| 17 | 10 μs | 9.9 μs | 10.1 μs |
| 18 | 1 ms | 990 μs | 1.01 ms |
| 19 | 1s | 990 ms | 1.01s |
| l | | I | 1 |

Width Accuracy

| | Setting | | | |
|----|---------|--------|---------|--|
| 20 | 10 ns | 7.9 ns | 12.1 ns | |
| 21 | 100 ns | 97 ns | 103 ns | |
| 22 | 10 μs | 9.9 μs | 10.1 μs | |
| 23 | 1ms | 990 μs | 1.01 ms | |
| 24 | 1s | 990 ms | 1.01s | |

Table 2-6. Performance Tests Record (Continued)

| Step of Table 2-5 | | Minimum | Maximum | Channel(1 or 2) Actual Readings |
|--|---|--|--|------------------------------------|
| Upper Le | vel Accuracy | | | |
| | Setting | | | _ |
| 25 26 27 28 29 30 31 32 | 0.1V 0.2V 0.5V 1.0V 2.0V 5.0V 10V 20V | 47 mV 144 mV 435 mV 920 mV 1.89V 4.8V 9.65V 19.1V | 153 mV 256 mV 565 mV 1.08 mV 2.11V 5.2V 10.35V 20.9V | |
| Lower Le | evel Accuracy | | | |
| | Setting | | | _ |
| 33 34 35 36 37 38 39 | 0.1V 0.2V 0.5V - 1.0V - 2.0V - 5.0V - 10V | - 47 mV - 144 mV - 435 - 920 mV - 1.89V - 4.8V - 9.65V | - 153 mV - 256 mV - 565 mV - 1.08V - 2.11V - 5.2V - 10.35V | |
| 40 | - 20V | - 19.1V | - 20.9V | |

SECTION 3 OPERATION

3.1 DATA ENTRY

Using the Model 859 is quite straight forward and is easily understood by trial and error method while the microprocessor "converses" with you during operation, informing you what was programmed, what is possible to program and when an error is made. The examples of data entry given in tables 2-3 and 3-1 will

give you the feel of using the 859. Appendix B gives a summary of programming commands. Pulse waveform parameters are illustrated in Appendix C.

Use figure 3-1, Front Panel Cross Reference, to quickly find how a key functions or the significance of a particular display. Use table 3-2 and figure 3-2 as a guide to parameter programming for the mode in which you are operating.

Table 3-1. Front Panel Check of Initial Conditions

| Instruction | Front Panel Key (Press Key) | Front Panel Display | Equiv- alent Program Entry |
|------------------------------|--------------------------------|---|-------------------------------------|
| 1. Power on. | OFF (becomes ON) | SELF TEST; then, within a few seconds, WAVETEK 859. | None |
| | | Annunciator shows: CHANNEL 1 MODE CONT ₀ FUNCTION | |
| Check instrument address | ADRS | The state of the GPIB address switches will be displayed: GPIB ADDR 1, 2, 3 or 30 (decimal address and ASCII listen and talk characters). Refer to paragraph 2.2.4 to change address. | None |
| 3. Check initial conditions: | | | |
| Channel | CHNL | CHANNEL 1 SELECTED | G |
| Mode | MODE | MODE CONT (0) | В |
| Function | FUNC | FUNC SQUARE (2) | C* |
| Output | OUTPUT NORM/COMP | NORMAL (0) | 0* |
| Output | OUTPUT OFF/ON | OUTPUT OFF (0) | P* |
| Trigger Format | TRIG FORMT | MAN TRIGGER (2) | к |
| Frequency | REPETITION FREQ | FREQ 1 kHz | F |

Table 3-1. Front Panel Check of Initial Conditions

| Instruction | Front Panel Key (Press Key) | Front Panel Display | Equiv- alent Program Entry |
|---------------------------|--------------------------------|---|-------------------------------------|
| Period | REPETITION PER | PERIOD 1 mSec | S |
| Delay | DELAY | DELAY 0 Sec | L* |
| Leading Edge | TRANSITION LEAD EDGE | LD EDGE 4 nSec | U* |
| Trailing Edge | TRANSITION TRAIL EDGE | TR EDGE 4 nSec | V* |
| Width | WIDTH | WIDTH 10 nSec | N* |
| Upper Level | LEVEL UPPER | UPPR AMPL 500 mV | A* |
| Lower Level | LEVEL LOWER | LOWR AMPL - 500 mV | D* |
| Burst Length | BURST | BURST COUNT 2 | R |
| Time Interval | TIME INTVL | TI INT 20 ns | w |
| Recall the program string | CMD RCL | GBCOPKFSLUVNADRW (this program string corresponds to all the last column entries) | None |

^{*}This parameter value is for channel one output. With two-channel generators, the second channel can have a different parameter value.

Table 3-2. Applicable Parameters In Each Mode


| | | Mode | | | | |
|----------------------|------------|------------|------------|-------------|----------|----------|
| Parameter | Cont B0 | Trig B1 | Gate B2 | Burst B3 | EW B4 | TI B5 |
| Repetition (F or S) | | | - | ~ | _ | _ |
| Transition (U and V) | - | - | - | - | _ | _ |
| Level (A and D) | - | _ | - | _ | ~ | _ |
| Delay (L) | _ | _ | - | - | _ | - |
| Width (N) | _ | _ | _ | - | | |
| Burst (R) | | - | | - | _ | - |
| Time Interval (W) | _ | - | _ | | | _ |
| Channel (G) | _ | _ | - | - | - | _ |
| Trigger Format (K) | - | _ | - | - | _ | _ |
| Func Π (C0) | - | - | - | - | - | - |
| Func / (C1) | - | - | - | - | - | - |
| Func 🔼 (C2) | _ | - | - | - | - | - |
| Output (O and P) | - | - | | _ | - | - |

3.2 POWER

Power is turned on and off with a front panel pushbutton. When the power is turned on, the generator automatically performs a self test routine. "SELF TEST" is displayed at this time. When testing is completed, "WAVETEK 859" is displayed. At least two seconds must elapse between power OFF and power ON for proper reinitialization of logic. When the power comes on, the output is automatically disabled to allow loading of a program; line transients on the output are avoided. The generator must get an execute command to provide an output. (Refer to paragraph 3.5.)

3.3 BASIC COMMAND STRUCTURE

The Model 859 is programmed by sending ASCII coded characters (refer to Appendix A) to the microprocessor via one of the two possible input ports (keyboard or GPIB) shown in figure 3-3. If input characters are present on more than one input port, they are read first from the GPIB and then from the keyboard. Thus,



| | Location | Function | Alpha Character | Paragraph |
|--|--|---|---------------------------|--|
| Annunciators { Annunciators { Key Annunciators { | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 | Channel Mode Readout Function Output Trigger Format GPIB Trigger Format Cursor Vernier Transition Time Repetition Delay Width Burst | U/V F/P L N R | 3.9.1 3.7 3.17 3.6 3.9.2, 3.9.4 3.7.2 3.11, 3.11.8 3.7.2 3.12 3.12 3.8.4 3.8.1 3.8.3 3.8.2 3.7.4 |
| Keys { | 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 | Time Interval Execute Clear Entry Exponent Stored Settings Level Change Sign System GPIB Manual Trigger Output Function Mode Channel Off/On | A/D H/J O,P C B G | 3.7.6 3.7.6 3.15 3.16 3.10 3.9.5 3.3 3.14 2.2.4, 3.11.1-3, 3.13 3.7.2 3.9.2, 3.9.3 3.6 3.7 3.9.3 3.2 |

Figure 3-1. Front Panel and Cross Reference




Figure 3-2. Output and Timing for Each Mode and Function




Figure 3-3. Memory Structure

if the GPIB port is continuously supplied with characters, then no characters will ever be read from the keyboard.

Characters used to program the 859 are divided into classes:

1. Alphabetic Characters — The characters A thru Z (except E) and the % character. The %character is used in front of an alphabetic character to select an alternate set of actions or commands. It must directly precede the alphabetic character with no intervening characters of any kind. For example, T selects the next stored setting, %T selects the talk message response, but $\% \land T$ (where \land is a space character) selects next stored setting, not talk message response, because a space character was placed between the % and the T. Alphabetic characters are generated from the keyboard by pressing the labelled action and parameter keys. The characters generated by such keys are printed in the lower corner of the key.

- 2. **Numeric Characters** The characters Othrough 9, E, —, and decimal point (.).
- 3. Special Character Quote (').
- Terminator Character Initially the ASCII line feed character (LF). This can be changed by programming.
- Nonprogramming Characters Any character not in one of the previously described classes. They have no effect on programming and may be interspersed freely among programming characters except after % (refer to item 1).

The alphabetic characters are used to select either actions or parameters. An action is a sequence of events which happens when the letter which selects it is programmed or the key that selects it is pressed. There is no need for a numerical suffix. A programming parameter has a letter (and a key) plus a numeric value which controls some aspect of the instrument's operation (refer to table 3-3).

Table 3-3. Alphabetic Characters Used in Model 859**

| ASCII Char- acter | Key- board Key | Action/ Parameter | Comments |
|-------------------------|-----------------------|----------------------|-----------------------------------|
| A* | LEVEL UPPER | Р | Upper amplitude |
| В | MODE | Р | Mode of operation |
| C* | FUNC | Р | Waveform |
| D* | LEVEL LOWER | Р | Lower amplitude |
| F | REPETITION FREQ | Р | Repetition rate of wave- form |
| G | CHNL | Р | Channel 1 or (optional) 2 |
| Н | MAN TRIG (Release) | А | Gate reset |
| 1 | EXEC | A | Execute |
| J | MAN TRIG (Push) | A | Manual trigger |
| K | TRIG FORMT | Р | Trigger format |
| L* | DELAY | Р | Pulse delay |
| М | STORE SET | Р | Store setting |
| N* | WIDTH | Р | Pulse width |
| 0* | OUTPUT NORM/COMP | Р | Normal or comple- mented pulse |
| P* | OUTPUT OFF/ON | Р | Output off or on |

Table 3-3. Alphabetic Characters Used in Model 859 (Continued)

| ASCII Char- acter | Key- board Key | Action/ Parameter | Comments |
|-------------------------|--------------------------|----------------------|---|
| R | BURST | Р | Number of pulses in burst |
| S | REPETITION PER | Р | Pulse period (recipro- cal of frequency) |
| Т | | А | Next stored setting |
| U* | TRANSITION LEAD EDGE | Р | Pulse leading edge duration |
| V* | TRANSITION TRAIL EDGE | Р | Pulse trailing edge duration |
| W | TIME INTVL | • Р | Time interval |
| Х | | Α | Previous stored setting |
| Υ | RCL SET | Р | Recall stored setting |
| Z | SYSTEM RESET | А | Return to power-up setting |
| %G | | Р | GET mode of opera- |
| | | | tion |
| ., , %Q | | ıР | Service request |
| %T | | Р | Talk message |
| %X | | Р | Terminator select |

^{*}This parameter's code or value can differ between channels of two channel instruments.

To program an action, simply program the proper alphabetic character from either enabled port. The action will then take place, but only if the instrument is in the *enabled* state at the moment when that character is read by the microprocessor. (Refer to REN, paragraph 3.11.1, item 3)

To examine the current value of a parameter, simply program the proper alphabetic character from either input port. The current value will then be displayed on the front panel. This occurs whether or not the instrument is enabled. If the character programmed does not correspond to a legal parameter in the instrument, nothing happens.

The numeric characters (refer to table 3-4) are used to program new parameter values. To change a parameter value, first program the alphabetic character which selects the desired parameter (F = frequency, etc.). Next, program the new value using numeric characters. Any sequence of characters which gives the new value is acceptable. For example, all of the

sequences in table 3-5 will cause the value 100 to be programmed.

The numbers to the left of the E are the mantissa; the digits to the right (only two are allowed) are the exponent. The result value is the mantissa times 10 to the exponent power.

Table 3-4. Numeric Characters Used

| ASCII Character | Keyboard Key | Function | |
|--------------------|-----------------|--|--|
| 0 | 0 | Numeric digit | |
| 1 | 1 | Numeric digit | |
| 2 | 2 | Numeric digit | |
| 3 | 3 | Numeric digit | |
| 4 | 4 | Numeric digit | |
| 5 | 5 | Numeric digit | |
| 6 | 6 | Numeric digit | |
| 7 | 7 | Numeric digit | |
| 8 | 8 | Numeric digit | |
| 9 | 9 | Numeric digit | |
| • | | Decimal point | |
| _ | +/- | Toggle sign | |
| E . | EXP | Indicates multiplication by 10 raised to a power | |

Only one decimal point and one E (keyboard EXP) are allowed per number; additional ones are ignored. The sign toggle character may appear any number of times. It causes the sign of the mantissa (if E has not been programmed) or the exponent (if E has been programmed) to be reversed (if negative, then positive,

Table 3-5. Examples of Value Programming

| ASCII | Keyboard | Standard Notation |
|---------|-----------------|--|
| 100 | 100 | 100 |
| 0100 | 0100 | 100 (leading zeros are ignored) |
| 1E2 | 1 EXP 2 | 1 × 10 ² |
| .01E4 | .01 EXP 4 | .01 × 104 |
| .01E304 | .01 EXP 304 | .01 × 104 (last two exponent digits only are used) |
| 1000E-1 | 1000 EXP +/- 1 | 1000 × 10 ⁻¹ |
| 1E-2- | 1 EXP +/- 2 +/- | 1×10² (two minus signs cancel) |
| 1E.2 | 1 EXP .2 | 1×10² (decimal points in exponent are ignored) |

^{**}Excluding the GPIB command groups, which are listed in appendix A.

and vice versa) each time it appears. Any number of nonprogramming characters may be interspersed with the numeric characters, as they have no effect. If an undesired value is entered, the CLEAR ENTRY key can be used to erase it.

Several parameters require codes for specific selections; for example, function codes 0 through 3 select single pulse, double pulse, square wave and kill (no output and no error checking). Refer to table 3-6 for codes.

Table 3-6. Codes

| Function (C) Codes | | | |
|-------------------------|---|--|--|
| 0 | Single Pulse | | |
| 1 | Double Pulse | | |
| 2 | Square Wave | | |
| 3 | Inhibit (no output, no error checking) | | |
| | Mode (B) Codes | | |
| 0 | Continuous | | |
| 1 | Triggered | | |
| 2 | Gated | | |
| 3 | Burst | | |
| 4 | External Width | | |
| 5 | Time Interval | | |
| | Trigger Format (K) Codes | | |
| 0 | BNC Rear Panel Connector, Rising Edge | | |
| 1 | BNC Rear Panel Connector, Falling Edge | | |
| 2 | Manual Trigger From Front Panel or GPIB | | |
| | Output Normal/Complemented (O) Codes | | |
| 0 | Normal | | |
| 1 | Complemented | | |
| Output Off/On (P) Codes | | | |
| 0 | Off | | |
| 1 | On . | | |

SRQ (%Q) Codes

NOTE

This parameter selects the conditions under which the GPIB SRQ signal will be sent by the 859.

- 0 | SRQ not sent
- 1 | SRQ sent if a programming error occurred
- 2 SRQ sent upon completion of a waveform output in any mode except continuous.
- 3 | SRQ sent if either of the events (1, 2) above occurs

Talk Message (%T) Codes

NOTE

This parameter selects which kind of message the 859 will send when it is addressed as a talker on the GPIB.

- O Status of triggered indicator. H 1 is sent if the instrument is outputting a waveform in the triggered, burst or time interval mode. H 0 is sent ifnot.
- 1 List of action and parameter selectors which caused programming errors. When read, this list is set to null.
- 2 Poll byte which would be sent in response to a GPIB serial poll.
- 3 Value of parameter selected by the most recently programmed selector.
- 4 State of waveform parameters common to both channels.
- 5 State of waveform parameters in channel 1.
- 6 State of waveform parameters in channel 2.

GET Mode (%G) Codes

NOTE

This parameter selects which kind of action the 859 will take when it receives a GET command.

Execute and trigger upon receipt of GET command (no error checking).

Table 3-6. Codes (Continued)

GET Mode (%G) Codes (Continued)

- Fetch next stored setting, execute and trigger upon receipt of GET command (no error checking).
- Fetch previous stored setting, execute and trigger upon receipt of GET command (no error checking).

Since the number input format is so general, the microprocessor must be told when the last numeric character has been entered so it can evaluate the number. This is done by programming either an alphabetic, special or terminator character. When this is done, the new value is rounded off (refer to table 3-7) and tested to see if it is a legal value for the setting being changed (refer to paragraph 3.4). If it is legal, the new value is entered into the instrument's scratch pad memory; however, it is not sent to the waveform circuits. That can be done only by programming the I action (EXEC key on the front panel). (Other methods of execution, GET and vernier, will be described later.)

Table 3-7. Round Offs

| Round Off |
|--|
| To nearest 10 mV for -10 ≤ UL ≤ 10, -10 ≤ LL ≤ 10, and UL – LL <10; otherwise to nearest 20 mV |
| To 3 digits |
| (Output to 3 digits)* |
| <20 µs: to nearest ns, ≥20 µs: to 3 digits |
| <10 ns: to nearest 0.1ns, ≥10 ns: to 3 digits |
| <100 µs:to nearest 20 ns, ≥100 µs:to 4 digits |
| To nearest integer |
| |

^{*}Refer to paragraph 3.8.1.

3.4 ERRORS

When an illegal value is programmed or interdependent parameter errors are detected, an error signal is

indicated on the front panel or GPIB. Keyboard errors only are indicated on the front panel display and by a double "beep" of the key tone. For errors made via the GPIB (but not the keyboard), a service request (SRQ) is made, providing the service request function has been enabled (refer to paragraph 3.11.5). The controller can then serial poll its instruments to verify that the 859 sent the SRQ and can then inquire as to the nature of the 859 error. The method of reporting errors on the GPIB is given in paragraph 3.11.4.

3.4.1 Class 1 Errors

Class 1 errors are caused by programming values outside the legal limits of the parameter being programmed. For example, programming an upper level of 500 volts will cause a parameter error when the next alpha is programmed. At this time, the 859 disregards the new values and retains the previously programmed values in scratch pad memory (see figure 3-3).

3.4.2 Class 2 Errors

Class 2 errors are interparameter inconsistencies, such as pulse width greater than pulse period. Tests are made every time an execute (I) is commanded, a setup (M) is stored or a vernier key is pressed. Any resulting errors are displayed, and transfers of values are made to waveform circuits or storage regardless of the error indicated. Notice that upon receiving a Group Execute Trigger (refer to paragraph 3.11.7), the 859 programming will be executed without error checking.

In discussing the tests made, the following abbreviations are used:

```
UL — Upper Level TE — Trailing Edge
LL — Lower Level EW — External Width
LE — Leading Edge TI — Time Interval
```

Tests always made are:

- 1. **UL/LL** Amplitude error if UL-LL > 20V or (|UL| > 10 or |LL| > 10) and UL-LL < 8V or UL-LL < 40 mV.
- 2. **LE/TE** Leading/trailing edge error if LE and TE settings are not in the same range. (Refer to paragraph 3.8.4.)

Additional tests depend on the mode and function parameters. The tests in one of the following groups (A through G) are performed depending on the current value of the mode and function parameters. The particular test group to be used is given by this matrix:

| | CONT | TRIG | GATED | BURST | EW | TI |
|-----|------|------|-------|-------|----|----|
| | Α | F | Α | Α | _ | D |
| 777 | В | G | В | В | _ | D |
| 7 | С | Е | С | С | _ | D |

The test groups are listed as follows (an error condition is signalled if the associated condition is true).

A. W << - Width too small if:

0.7 LE > Width - 0.625 TE.

W >> - Width too big if:

Width +0.625 (LE – TE) ≥ 1 .

D>P — Delay longer than period if (for delay <25 ns):

1.03 (Delay + 10 ns) > Period.

or if (for delay ≥ 25 ns):

1.03 (Delay + 20 ns) > Period.

W>P — Width longer than period if:

1.03 ([maximum of 1.3 TE or 8 ns] + Width + 0.625 [LE - TE]) > Period.

B. W << - (Same as in group A.)

D<W — Delay shorter than width if:

1.02 ([maximum of: 1.3 TE or 8 ns] + Width + 0.625 [LE - TE]) > Delay.

D>P — (Same as in group A.)

D+W>P — Sum of delay and width longer than period if:

1.03 ([maximum of: 1.3 TE or 8 ns] + Width + Delay + 0.625 [LE - TE]) > Period.

C. LE > P — Leading edge longer than $\frac{1}{2}$ period if:

1.935 LE > Period.

TE>P — Trailing edge longer than ½ period if: 1.935 TE > Period.

D. TI < LE — Time interval shorter than leading edge if:

1.1575 LE >TI.

E. TGSQ — Triggered square wave is always an error.

F. $W \ll$ (Same as in group A.)

W >> - (Same as in group A.)

G. $W \ll -$ (Same as in group A.)

D < W — (Same as in group B.)

3.4.3 Class 3 Error

Class 3 error occurs if an empty stored setting is retrieved. The error will be displayed and the state of the 859 remains unchanged from the previously executed program.

3.5 EXECUTING THE PROGRAM

A program or setting can be executed; i.e., transferred to the waveform circuits by any of three methods: execute command, GET (Group Execute Trigger) command or vernier. (See figure 3-3.)

I or front panel EXEC key is an execute command that causes parameter value and interparameter tests to be made and transfers the programmed values to the waveform generation circuits.

GET is an exclusive GPIB command that combines several functions including execution and trigger, but without error checking. (Refer to paragraph 3.11.7)

Vernier, a front panel only function, includes digit increment, parameter value test, interparameter tests and an automatic execute. (Refer to paragraph 3.12.)

3.6 FUNCTION

A C followed by its function code selects the output pulse. Four function codes are used.

- O Selects a single pulse for each repetition rate period with a maximum rate of 50 MHz.
- 1 Selects double pulses for each repetition rate period up to 25 MHz.
- 2 Programs a square wave, with a maximum repetition rate of 50 MHz.
- 3 An inhibit condition which disconnects the output and suppress error checking on the channel selected.

Table 3-8. Output Signals Versus Mode

| Mode | Channel Output | Clock Output | Sync Output |
|---------------------|---|---|-----------------------|
| Continuous (B0) | . ハ. ハ. ハ. | □ 0.5 Hz to 50 MHz | □ 0.5 Hz to 50 MHz |
| Triggered (B1) | , at trigger frequency (□ not allowed) | Quiescent | Follows trigger input |
| Gate (B2) | ⊥, ⊥⊥, ↓ at in- ternal period when gate is true | at internal period when gate is true | Follows trigger input |
| Burst (B3) | | ப burst of n pulses, internal period | Follows trigger input |
| External Width (B4) | Follows trigger input | Quiescent | Follows trigger input |
| Time Interval (B5) | □ at trigger frequency | burst during time interval, internal period | Follows trigger input |


NOTE: $\pi = pulse$; $\pi = double pulse$; $\pi = square wave$

3.7 MODE

Programming a B followed by its code (0 through 5) selects the operating mode. A front panel annunciator indicates the operating mode. Channel, clock and sync outputs for each mode are shown in table 3-8.

3.7.1 Continuous


B0 programs the continuous generation of output pulses. In continuous mode, the rate generator operates at the programmed repetition rate.



3.7.2 Triggered Mode, Format and Level

B1 selects the triggered mode. An external trigger will provide a single pulse output to 50 MHz, or double

pulses to 25 MHz. The trigger signal level that is accepted by the 859 as a trigger is rear panel adjustable from -5 to +5 volts.



K followed by a code selects the trigger format to be used.


- O Causes the 859 to be triggered on the rising edge of the external trigger signal.
- 1 Causes the 859 to be triggered on the falling edge of the external trigger signal.
- 2 Selects manual trigger. Manual trigger operates from the front panel key or from the GPIB. Pressing MAN TRIG generates a single (or double) pulse each time the key is pushed. A similar trig-

gering action occurs via the GPIB; **J** is equivalent to pushing the key, and **H** is gate reset, which is the equivalent to releasing the trigger key.

An annunciator on the front panel (TRG'D) indicates when a trigger is present at the BNC input, GPIB or front panel manual trigger. When manual trigger is selected, inputs to the rear panel trigger input are ignored.


3.7.3 Gate

B2 selects the gate mode. In gate mode the trigger edge enables the rate generator for the duration of the trigger signal. The output is synchronous with the trigger signal and always concludes with a complete pulse cycle. Gate is a triggered mode requiring trigger format selection; refer to paragraph 3.7.2.




3.7.4 Burst Mode and Burst Length

B3 selects the burst length mode. Burst is a preprogrammed number of pulses at a preselected rate. R followed by its value, 1 to 9999, denotes the number of pulses in a burst. The duration of burst is dependent upon the programmed repetition rate. Burst is a triggered mode requiring trigger format selection; refer to paragraph 3.7.2.



3.7.5 External Width

B4 selects the external width mode. In external width mode, the output pulse period and width is fixed by the trigger signal, while transition time and output levels are adjustable by normal programming.




External width is a triggered mode requiring trigger format selection; refer to paragraph 3.7.2. The rear panel trigger level adjustment affects the width of the output pulse.

In manual trigger, the pulse width is between the manual trigger push and release, or **J** and **H** via the GPIB. The TRG'D annunciator indicates when the trigger circuit is active.

3.7.6 Time Interval

B5 selects the time interval mode. Time interval is a single output pulse of preprogrammed width duration. Levels and transition times are programmable.



Width of the time interval pulse is selected by programming **W** followed by its value. The time duration of the pulse is programmable from 20 ns to 9999 seconds (ref: table 3-7 for resolution). Time interval is a triggered mode requiring trigger format selection; refer to paragraph 3.7.2. The TRG'D annunciator indicates when the trigger circuit is active.

3.8 TIME DOMAIN

3.8.1 Repetition Rate

Repetition rate of the rate generator may be expressed by frequency or period. Frequency is programmable from 0.5 Hz to 50 MHz by programming F followed by its value in hertz. Frequency is programmable directly in hertz; for example F999, or scientific notation, for example F9.99E2. S followed by its value denotes the period in seconds. Periods are programmable from 20 ns to 2s, with three digit resolution. Internal to the 859, frequency is a dominant parameter; when a period is programmed, the 859 selects the nearest equivalent frequency. The actual pulse period is p = 1/f and will be displayed when the PER key is pressed. Rate generator programming does not affect the pulse output in trigger, external width and time interval modes.

3.8.2 Width

N followed by its value in seconds denotes the width of the programmed pulse. Pulse width is defined from the 50% point of the leading edge of the pulse to the 50% point of the trailing edge of the pulse. (As leading and trailing edge transition times are varied, the programmed pulse width is maintained.) Width is programmable from 10 ns to 1s. Resolution is three digits from 20 μ s to 999 ms and 1 ns from 10 ns to 19.999 μ s. Pulse width is limited to 90% of pulse period and a minimum of time determined by leading and trailing edge transition times; e.g., 10 ns for 4 ns transition times. Width programming does not affect output in external width and time interval modes and for the square waveform function.

3.8.3 **Delay**

L followed by its value in seconds denotes the pulse delay. Programmed pulse delays are from 0 ns to 999 ms with 1 ns resolution to 19.999 μ s and 3 digits resolution to 999 ms. Delay is relative to the rising edge of the sync output. For the single pulse, delay is measured to the 0% point of the pulse. Delays for the

double pulse are measured to the 0% point of the second pulse.

Delay limitations are expressed in terms of the delay one shot pulse (see figure 3-4). When using delay, the delay pulse is an internal pulse triggered at the start of the pulse period or triggered by the acceptance of an external trigger. The completion of this delay pulse starts the output pulse, or, in the case of the double pulse, starts the second pulse. The delay pulse duty cycle cannot exceed 90% of the pulse period. Additionally, for delays less than 25 ns, the off time of the delay pulse cannot be less than 10 ns and for delays greater or equal to 25 ns, the off time cannot be less than 20 ns.




Figure 3-4. Function Determined Circuit Connections

3.8.4 Transition Times

U followed by its value in seconds programs the leading edge transition time. The trailing edge is pro-

grammed by **V** and its value in seconds. Transition times are measured from 10% to 90% points on the pulse edge and are programmable from 5 ns to 25 ms in six overlapping ranges:

4 ns to 100 ns 50 ns to 2.5 μ s 500 ns to 25 μ s 5 to 250 μ s 50 μ s to 2.5 ms 500 μ s to 25 ms

Resolution is three digits when both transitions programmed are in the first 10:1 portion of their transition range and two digits resolution otherwise.

The microprocessor maintains the programmed pulse width (leading edge 50% point to trailing edge 50% point) in single pulse and double pulse functions.

3.9 PULSE OUTPUTS

3.9.1 Channel

A second main output, channel 2 is optional. For two channel 859's, pulse parameter programming subsequent to channel selection pertains to that channel. In addition, mode (B) and repetition (F, S) pertain to both channels.

At power up and reset times, channel 1 is automatically selected. A G followed by code 1 selects channel 1 and G followed by code 2 selects channel 2. Should a more than one digit code be entered, round off to one digit will occur.

3.9.2 Output Off/On


A P followed by a code switches the output on or off.

- Internally disconnects the channel output from the rear panel BNC, making the signal unavailable.
- 1 Internally connects the signal to the rear output BNC, making the signal available.

3.9.3 Normal/Complement

An O followed by a code controls the phase of the output pulses relative to the sync output leading edge.

Selects the normal phase pulse output. At the t₀ time the output pulse will be positive going; for example,



1 Selects the complement phase of the output pulses. At the t₀ time the output pulse will be negative going, as shown above.

Pulse delay and pulse leading edge are related to the 0% point of the pulse as measured from the off level regardless of the normal/complement orientation of the pulse. Should a more than one digit code be entered, round off to one digit will occur.

3.9.4 Loads

All outputs in the 859 are specified into a 50Ω load. The 859 has two internal source impedances, 50Ω and a much higher impedance, which are automatically switched according to the programmed pulse levels. The 50Ω backmatch is maintained under the following criteria (annunciator shows 50Ω):

Upper Level Range: -9.96 to +10.0V Low Level Range: -10.0 to +9.96V Pulse Amplitude: 40 mV to 10V

When the level ranges or pulse amplitude range is exceeded, the 50Ω backmatch is dropped and the source impedance reverts to a high value.

3.9.5 Levels

An A followed by its value sets the upper level. The upper level has a voltage range of $-12.00\,\text{to} + 20.0\text{V}.$ A D followed by its value sets the lower level. The lower level has a voltage range of $-20.0\,\text{to} + 12.00\text{V}.$ Both the upper and lower level parameters have a resolution of three digits for levels of -10V to +10V, decreasing to 20 mV for levels outside this range. At the next programmed alpha character after a level value is programmed, the 50Ω backmatch is switched as described in paragraph 3.9.4.

3.9.6 Sync Output

Sync output is provided at a BNC on the rear panel. The sync signal is 0V to approximately 3V (TTL) from a 50Ω source. Sync output is a square wave in continuous mode. In other modes, sync width is determined by the time between the initial transition of the trigger signal through the preset trigger level to the trailing transition. For reference, refer to table 3-8, Output Signals Versus Modes, and table 3-9, System Delay Times. For best performance the sync output should be terminated into 50Ω .

Table 3-9. System Delay Times

| | Trigger Input To:* | | |
|---------------------|--------------------|--------|------------------|
| Mode | Sync | Clock | Main Output** |
| Continuous (B0) | | | |
| Triggered (B1) | 60 ns | | 60 ns |
| Gate (B2) | 100 ns. | 100.ns | 100 ns |
| Burst (B3) | 100 ns | 100 ns | 100 ns |
| External Width (B4) | 40 ns | | 40 ns |
| Time Interval (B5) | 80 ns | 80 ns | 80 ns |

^{*}All times ±10 ns

3.9.7 Clock Output

Clock output is provided at a BNC on the rear panel. The clock signal is 0V to approximately 3V (TTL) from a 50Ω source. Clock output is a square wave at the programmed repetition rate for continuous, gated and burst modes. In time interval modes, the clock rate is determined by the microprocessor. For reference, refer to table 3-8, Output Signals Versus Modes, and table 3-9, System Delay Times. For best performance the clock output should be terminated into 50Ω .

3.10 STORED SETTINGS

Up to 25 different sets of front panel settings can be stored in and recalled from Random Access Memory (RAM). Internal batteries allow power off storage for 30 days. Each stored set contains information specifying complete front panel parameters for two channels.

3.10.1 Storing Program Sets

Program sets may be stored by keyboard or GPIB command. To store a program set, enter parameter values and codes so that if the program were executed, output would be exactly as desired. (It is not necessary to actually execute the program.) Now enter M followed by the storage location (1 through 25). The next alpha programmed will act as a terminator. If a program was previously stored in that location, it will be erased and replaced by the new set. When a program is stored, the settings are tested for errors in the same manner as with an execute command (refer to paragraph 3.4). The program is always stored, whether or not errors were detected. Notice that programs can be stored without interrupting the output of the 859.

3.10.2 Recalling Programs

The information stored in a program may be recovered either from the front panel or by a command over the GPIB. To recall, program a Y followed by the number of the desired program. When the next alpha key is pressed, the settings stored in the selected program are transferred to the display memory and the scratch pad memory. Then data is available to be sent to the waveform circuitry of the instrument, or, if desired, it may be examined and possibly altered by use of the front panel keys.

The identifying numbers of programs in RAM range from 1 through 25. If the number of a program which does not exist or an illegal identifying number is programmed, an error will result.

Pressing the VERNIER t key or programming T causes the program next in sequence after the last program accessed to be recalled. This provides an automatic way to recall a sequence of programs. However, the programs need not be numbered consecutively. If there is no program following the last program accessed, an error occurs.

Pressing the VERNIER I key or programming X causes the previous program in sequence before the last program accessed to be recalled. This action works like the VERNIER 1 (T) action previously described, except that programs are recalled in descending numeric order.

3.10.3 High Speed Recall of Programs

The Group Execute Trigger (GET) allows a rapid GPIB recall of stored programs in three modes. (Refer to

^{**}Add programmed delay time to these fixed delays for actual time after trigger.

paragraph 3.11.7.) In the GET mode of operation, the program is recalled and executed, and the waveform circuits are triggered, all within 2.5 ms of receiving the GET command.

3.10.4 Deleting Programs

To delete a program, program the letter **M** followed by a *minus* sign and the number of the program to be removed. When the number is terminated, the program is removed from storage; there is no other effect.

3.11 **GPIB**

Almost all of the information in Section 3 is applicable to the General Purpose Interface Bus (GPIB) programming of the 859, but the information in this paragraph is exclusive to the GPIB.

The GPIB interface is an implementation of IEEE Standard 488-1978. It supports the following interface functions: Source Handshake (SH1), Acceptor Handshake (AH1), Talker (T6), Listener (L4), Service Request (SR1), Remote Local (RL1), Device Clear (DC1) and Device Trigger (DT1). Devices connected to the GPIB can have one or more of the three capabilities: talk, listen and control. The talk capability allows a device to send data (such as voltmeter or counter readings) out over the bus. The listen capability allows a device to receive data (such as device programming information or a printer receiving data to be printed) from the bus. The control capability allows a device to control the flow of data over the bus. Although there may be more than one device connected to the GPIB with control capability, only one device at a time may exercise that capability on the bus. One device's control capability must be active at all times; this device is called the controller.

3.11.1 Bus Lines Defined

The GPIB consists of 16 signal lines:

| DIO1 - DIO8 | Data In/Out Lines |
|-------------|--------------------|
| ATN | Attention |
| REN | Remote Enable |
| DAV | Data Available |
| NRFD | Not Ready For Data |
| NDAC | Not Data Accepted |
| EOI | End Or Identify |
| SRQ | Service Request |
| IFC | Interface Clear |

Their functions are:

- DIO1 DIO8 These eight lines (Data In/Out) are used to send commands and data encoded as 8 bit binary numbers (bytes).
- 2. ATN This line (Attention) is operated only by the controller. It specifies whether the information on lines DIO1 DIO8 is data (false) or a command (true). Whenever ATN is set true, no activity is allowed on the bus except for controller-originated messages; additionally, every device connected to the bus is required to receive and process every command sent by the controller.
- 3. REN This line (Remote Enable) controls whether devices on the GPIB are in local or remote mode. In local mode, devices respond to front panel commands and do not respond to GPIB originated commands. In remote mode, the situation is reversed: GPIB originated commands are obeyed, while front panel commands are ignored. A device enters the remote state whenever it receives its listen address (refer to paragraph 3.11.2.1) at the same time as REN is in the remote state. The device then stays in the remote mode until either the REN line is put in the local state or the device receives a Go To Local (GTL) command or the LOCAL front panel key is pressed while the interface is not in the local lockout state (refer to paragraph 3.11.2.4, item 4).
- 4. DAV, NRFD, NDAC These are the "hand-shake" lines (Data Valid, Not Ready For Data and Not Data Accepted) which regulate the transmission of information over the lines DIO1 -DIO8. For each command or data byte transferred, a complete handshake cycle must occur. This handshake is designed to hold up the bus until the slowest device has accepted the information.
- 5. EOI When ATN is false, this line (End Or Identify) indicates that the data on lines DIO1 DIO8 is (true) or is not (false) the last byte of a data message. When the 859 receives a data byte with EOI true, it automatically supplies a terminator character (refer to paragraph 3.11.6) following the data byte. When the 859 transmits the last byte of a message (which is always a terminator character), it also sets EOI true.
- SRQ This line (Service Request) is used by the devices on the bus to signal the controller that they need attention. (Refer to paragraph 3.11.5

for 859 Service Request Enable.) Since the SRQ line is common to all devices, additional tests must be made to determine which devices are signalling. The Serial Poll capability is usually employed to accomplish this.

7. **IFC** — This line (Interface Clear) is used by the controller to reset the interface logic in all devices connected to the bus to a known initial state.

3.11.2 Commands

Commands are sent over lines DIO1 - DIO8 with ATN true. They are divided into five classes.

- 1. Listen Addresses
- 2. Talk Addresses
- 3. Secondary Addresses
- 4. Universal Commands

DCL — Device Clear

SPE — Serial Poll Enable

SPD — Serial Poll Disable

LLO - Local Lockout

Addressed Commands

GTL — Go To Local

SDC — Selective Device Clear

GET — Group Execute Trigger

These commands and command groups are shown with their binary codes in Appendix A and further explanation follows.

3.11.2.1 Listen Addresses

Listen addresses are used to command a device to read any data bytes transmitted over lines DIO1 - DIO8. There are 31 different available addresses (hexadecimal codes 20 through 3E, ASCII codes SP through >). A 32nd address, called unlisten (hexadecimal 3F, ASCII ?), is used to command all devices not to read data bytes. The 859 listen address is selected by the rear panel switches, which specify the lower 5 bits of the address. (Refer to table 2-2.) Pressing the front panel ADRS key displays the GPIB address as a decimal device number followed by the ASCII character listen and talk addresses.

3.11.2.2 Talk Addresses

Talk addresses are used to command a device to transmit data over lines DIO1 - DIO8 whenever ATN is

false. There are 31 different available addresses (hexadecimal codes 40 through 5E, ASCII codes @ through 1). A 32nd address, called untalk (hexadecimal 5F, ASCII →) is used to command all devices to cease talking. The lower 5 bits of the 859 talk address are selected by the same rear panel switches used to select the listen address. Thus, if the 859 listen address is hexadecimal 21 (ASCII !), the talk address is hexadecimal 41 (ASCII A). Pressing the front ADRS key displays the GPIB address as a decimal device number followed by the ASCII character listen and talk addresses.

3.11.2.3 Secondary Addresses

Secondary addresses are used following a talk or listen address to provide the ability to address more than the 31 devices provided for by simple talk or listen addresses. Secondary addresses are ignored by the 859.

3.11.2.4 Universal Commands

Universal commands are used to command a device to perform designated actions. Universal commands are recognized at all times. Universal commands performed by the 859 are:

- Device Clear (DCL) Resets the 859 to the initial power on settings. Refer to table 3-1 for power on conditions. DCL affects all devices on the bus. This information is also set into the waveform generating circuitry.
- 2. Serial Poll Enable (SPE) Causes the instrument to engage in a serial poll by responding with the serial poll status byte when addressed as a talker. Data line DIO7 will be on, if service is being requested on the SRQ line. When the status byte is read, it is reset to an ASCII blank, and the SRQ line is released (of course, it may still be held down by other devices). The status byte is also available by reading the 859 talk message number 2. When this message is read, the status byte is reset and SRQ released as for the serial poll.
- Serial Poll Disable (SPD) Discontinues serial poll. Returns instruments to normal talk modes.
- 4. **Local Lockout (LLO)** Causes the GPIB interface to enter a state where the front panel LOCAL key is inoperative. Once in this state, the

only way to take the interface out of it is to put the REN line in the local state (refer to paragraph 3.11.1, item 3). Local lockout must be sent to the 859 to totally disable front panel modification of the state of the instrument.

3.11.2.5 Addressed Commands

Addressed commands are used to command a device to perform designated actions. Addressed commands are recognized only when the instrument is addressed as a *listener*. Addressed commands performed by the 859 are:

- Go To Local (GTL) Commands the 859 to go to the local mode (refer to paragraph 3.11.1 for explanation of the REN line).
- Selective Device Clear (SDC) Resets the 859 to initial power on conditions. Refer to table 3-1 for power on conditions. SDC affects only the selected unit.
- 3. Group Execute Trigger (GET) Causes the actions as specified by the GET mode (%G) code (refer to paragraph 3.11.7). If the 859 microprocessor is idle (i.e., not processing a previously sent programming string), a GET command will be completed within 2.5 ms of receipt. Otherwise, it will not be done until current programming is processed.

3.11.3 Data Transfer

In addition to accepting programming characters, the 859 will transmit status information over the bus. To program the instrument, first send the listen address (with ATN on), followed by the programming data (in ASCII, with ATN off). The instrument microprocessor accepts the data as fast as possible, until either 64 characters are received or there is a pause during the transfer of data. At that time, the entire string of received characters is scanned by the microprocessor, which carries out the programming instructions contained in it. While this is happening, the instrument can accept an additional 64 characters of data over the bus: if more are sent, the bus will hang until the microprocessor completes a scan and accepts the next 64 character string. Whenever the microprocessor finishes scanning a string, it puts a display on the front panel which reflects the state of input processing at that point. If the EOI line is asserted while sending a character to the 859, the currently programmed terminator character will be put into the input string following the character with the EOI.

To read a message from the 859, first send the talk address (with ATN on) over the bus. The instrument will then send the message currently selected by the Talk Message Select (%T) setting. The last character of this message will be the currently programmed terminator character with the EOI line asserted.

3.11.4 Talker

%T followed by its code sets the particular type of status message sent by the 859 when asked to talk on the GPIB. The codes may be 0 through 6 as follows.

O Status of the front panel TRG'D annunciator. Its format is:

H 1 EOS or H 0 EOS

H — Designates triggered status follows.

1 — Sent if the 859 is outputting a waveform in any mode except continuous.

 $\mathbf{0}$ — Sent if the \mathbf{H} $\mathbf{1}$ conditions are not true.

EOS — Terminator.

1 List of action and parameter selectors which caused programming errors. When read, this list is set to null. Its format is:

E — Designates error codes follow.

N₁ — A number code for 1st error type:

1 = Setting error (invalid value);

2 = Warning:

3 = Stored setting not present.

L, — Parameter letter of 1st setting in error.

EOS — Terminator.

2 Poll byte to be sent in response to a GPIB serial poll. Its format is:

P E EOS or P (blank) EOS

P — Designates poll type code follows.

E — Error.

(blank) — No error.

EOS — Terminator.

3 Value of the parameter in scratch pad memory selected by the most recently programmed parameter letter. Its format is:

V (Parameter) (Value) EOS

V — Designates value type code follows.(Parameter) — Parameter name (as it would ap-

pear on front panel display when parameter key is pressed).

(Value) — Value in scratch pad memory for the designated parameter.

EOS — Terminator.

4 State of waveform parameters common to both channels. Its format is:

F(value)B(value)K(value)S(value) W(value)R(value)EOS

5 State of waveform parameters in channel 1. Its format is:

A(value)D(value)L(value)N(value)
O(value)V(value)U(value)EOS

6 State of waveform parameters in channel 2. It format is identical to that of code 5.

Code 4 through 6 parameter letters and values are in the form of an 859 programming string. This allows the messages to be sent back unaltered to the 859 in order to set the parameters to the values they had when the messages were read.

3.11.5 Service Request Enable

%Q followed by its code selects the conditions under which the GPIB SRQ signal will be sent by the 859. The codes are:

- 0 SRQ not sent.
- 1 SRQ sent if a programming error occurred.
- 2 SRQ sent upon completion of a waveform output in any mode except continuous.
- 3 SRQ sent if either event 1 or 2 occurs.

3.11.6 End of String or Terminator Specification

%X followed by its argument designates a new End Of String (EOS) or terminator character. The argument is the decimal value of the ASCII character that is to be the new terminator: an EOS character recognized by the 859. Any ASCII character except NUL is accepted.

The terminator character has two uses. During output, it is appended to the end of every response to a talk request on the GPIB. During input, it signals the end of a group of programming characters. Since it is always recognized, even in a quoted string, it can be used to

insure that the instrument is in a known state, so that following programming characters will be interpreted correctly.

At power on time, the EOS character is the line feed control character, ASCII character LF (10₁₀). When the 859 issues a talk message, the EOS character is the last byte sent. In addition, the End Or Identify (EOI) line is pulled low (END message) during the EOS character transmission. If the GPIB controller does not look for the END message (EOI line low), and it does not recognize the Line Feed (LF) as a string terminator, a new EOS character will be needed. For example, to change the EOS character from an LF to a Carriage Return (CR), program a %X13.

3.11.7 **GET Mode**

%**G** followed by its code selects what actions occur when a Group Execute Trigger (GET) command is sent to the 859. The code may be 0, 1 or -1.

- Upon receipt of GET, the programmed waveform values are transferred to the waveform generator circuits, and then the microprocessor sends a trigger pulse if the mode is not continuous. This is the same sequence of events that would occur if an execute, then a trigger action (IJ) were programmed, except that no error checking is done.
- 1 Upon receipt of GET, the stored setting next in sequence after the last stored setting accessed is recalled if it exists. Then the actions described for code 0 are performed. This is the same sequence of events that would occur if a next setting, an execute and a trigger action (TIJ) were programmed, except that no error checking is done.
- 1 Upon receipt of GET, the stored setting previous in sequence before the last stored setting accessed is recalled if it exists. Then the actions described for code 0 are performed. This is the same sequence of events that would occur if a previous setting, an execute and a trigger action (XIJ) were programmed, except that no error checking is done.

3.11.8 Return To Local

Pressing the front panel RTN LOCAL key switches the GPIB interface to the local mode if it is not in the local lockout mode. The REM (Remote) LED on the GPIB

annunciator will go off when this key is pressed. This allows manual intervention in sequences of GPIB programming. If it is desired to totally prevent front panel alteration of the instrument's state, the GPIB interface must be put into the local lockout mode (refer to paragraph 3.11.2.4, item 4).

3.11.9 **Display**

The single quote character (') is used to cause a string of characters to be displayed on the front panel display. This is accomplished by first programming a single quote, then the characters to be displayed, followed either by another single quote or by the terminator character. When the second quote or the terminator is programmed, the first 16 characters programmed after the first quote are displayed on the front panel. If fewer than 16 characters are programmed, then blanks are added to fill the display.

3.12 VERNIER (†, 1) AND CURSOR

The front panel (only) vernier increments (1) or decrements (1) the value in scratch pad memory, in display memory and the value in the waveform circuits (see figure 3-3). Incrementing is continuous when the key is held down. Over and under flow to the next digit is automatic. A cursor key allows you to select the digit being incremented.

3.12.1 Vernier Cursor

The vernier cursor selects which parameter digit will be altered. The cursor automatically resides between the last digit and the unit of measure. When the cursor key is pressed, the affected digit blinks. When the cursor key is pressed again, the cursor shifts to the left from the least significant to the more significant digits. Upon reaching the most significant digit, the cursor will return to the least significant digit. After the cursor is set, the digit value may be incremented by using the appropriate vernier key.

3.12.2 **Vernier**

Front panel changes to parameter values (but not codes) are made by using the vernier keys. The changes affect the display, display memory, scratch pad memory and the waveform circuits (no execute is necessary) as shown in figure 3-3. The two vernier keys are used to either increase or decrease parameter values. Pressing a vernier key will begin changing the least significant digit. However, you can select the digit to be incremented with the cursor key. The incre-

menting vernier key (1) increases the digit value and, after 9, there is a carry to the next most significant digit. The decrementing vernier key (1) decreases the digit value and, after 0 is reached, borrows from the next most significant digit. The vernier will also increment stored settings and shift the command recall and type 2 error displays left and right, four characters at a time, to allow viewing the entire display.

3.13 COMMAND RECALL

The command recall (CMD RCL) key allows display of the last 36 characters received by the 859 via the GPIB and keyboard, 16 characters at a time. Groups of four characters are shifted in or out of display by use of the vernier keys.

3.14 SYSTEM ACTIONS

3.14.1 Lamp Test

The LAMP TEST key lights all 22 annunciator lamps and all 16 readout LED's. The LED's each appear as and blink.

3.14.2 Reset

The RESET key returns the 859 waveform parameters to their power-on condition. The readout becomes "859 RESET." Significant parameter values and conditions are given in table 3-1.

3.15 CLEAR ENTRY

The CLEAR ENTRY key erases a parameter value which is being entered. The key removes the numeric digits entered after the last parameter letter entry. (Clearable entries are always prefixed by an asterisk on the display.) The display is replaced by the previous value of the parameter being programmed.

3.16 EXPONENT

E, considered a numeric, followed by up to two digits denotes the power of the times 10 multiplier; e.g., $E2 \text{ or } \times 10^2$. This is the multiplier of the term preceding it; e.g., 9.99E2 = 999. Unless changed negative, each new exponent's sign is positive.

3.17 KEYBOARD/DISPLAY

Keyboard controls are listed in tables 3-3 and 3-4. Readouts for key functions are listed in table 3-10.

Readout is in two slightly different modes; for example, when FREQ, DELAY and UPPER LEVEL keys are pressed, as for an inquiry as to status, the units of measure kHz, mV, nSec, etc., are seen, whereas, when the operator starts keying in the parameter value, no unit of measure is displayed. Display for coded parameters, when MODE, FUNC and TRIG FORMT kevs are pressed, shows their programmed code in parentheses. An asterisk to the left of the displayed parameter name indicates that the information is in display memory only (see figure 3-3) and can be completed, erased with the CLEAR ENTRY key. terminated with an alpha key which transfers the value to scratch pad memory, or terminated with the EXEC key which transfers the value to scratch pad memory and the waveform circuits.

Table 3-10. Keyboard/Display

| Key | Readout |
|-------------|--|
| ADRS | GPIB ADDR (Decimal Address)(Listen Character)(Talk Character) |
| BURST | BURST COUNT (Number) |
| CHNL | CHNL (1 or 2) SELECTED |
| CLEAR ENTRY | (Normal readout of previous keyed parameter) |
| CMD RCL | (String of letters and numbers up to 16 characters long) |
| CURSR | (If a value is being displayed, a digit of it blinks. If no value is being displayed, there is no effect.) |
| DELAY | DELAY (Value) nSec, μSec, or mSec |
| EXEC | EXECUTE (If no type 2 errors) ERR (error code) (error code)(If there were type 2 errors) |
| EXP | (If previous display was a value or a code, it is suffixed with an E) |
| FREQ | FREQ (Value) mHz, Hz, kHz or MHz |
| FUNC | FUNC (SINGLE [0], DOUBLE [1], SQUARE [2] or INHIBIT [3]) |
| LAMP TEST | (22 annunciator lamps and 16 readout LED's light and blink) |
| LEVEL LOWER | LOWR AMPL (Value) mV or V |
| LEVEL UPPER | UPPR AMPL (Value) mV or V |
| LEAD EDGE | LD EDGE (Value) nSec, μcec or mSec |

Table 3-10. Keyboard/Display (Continued)

| Key | Readout | |
|---------------|--|--|
| TRAIL EDGE | TR EDGE (Value) nSec, μSec or mSec | |
| MODE | MODE (CONT [0], TRIG [1], GATED [2], BURST [3]), EXT WDTH [4] or TIME INT [5]) | |
| MAN TRIG | (When pressed: No display if in continuous mode, TRIGGER if in trigger, burst, or time interval mode or GATE ON if in gated or external width mode. When released: Nothing changes if in continuous, trigger, burst or time interval mode. GATE OFF if in gated or external width mode.) | |
| NORM/COMP | NORMAL [1] or COMPLEMENT [0] | |
| OFF/ON | OUTPUT (ON [1] or OFF [0]) | |
| PER | PERIOD (Value) nSec, μSec, mSec or Sec | |
| +/- | - (or blank indicates +) | |
| RCL SET | NR. (Number) RECALLED | |
| RESET | 859 RESET | |
| RTN LOCAL | (No display) | |
| STORE SET | SETNG (Number) STORED (if no type 2 error). ERR (error code)(error code)(if type 2 errors) | |
| TIME INTVL | TI INT (Value) nSec, µSec, mSec or Sec | |
| TRIG FORMT | SLOPE RISING [0], SLOPE FALLING [1] or MAN TRIGGER [2] | |
| WIDTH | WIDTH (Value) nSec, μSec or mSec | |
| VERNIER † | (If previous display was a value or a storage location number, it is incremented. If it was a command recall or type 2 error display, the display is shifted 4 characters left.) | |
| VERNIER I | (If previous display was a value or a storage location number, it is decremented. If it was a command recall or type 2 error display, the display is shifted 4 characters right.) | |
| (Number Keys) | (The number corresponding to the key) | |

3.18 RAM BATTERIES

Batteries retain the stored settings after power is turned off. If power is off for a full 30 days, a 15 hour recharging period is required. Batteries which are fully discharged require 45 hours to receive full charge. Instrument power must be turned on to recharge the batteries. Just plugging in the 859 is not sufficient.




Figure 4-1. Overall Block Diagram


SECTION 4 CIRCUIT DESCRIPTION

4.1 INTRODUCTION

The major components of the Model 859 are shown in figure 4-1. Each circuit is explained in subsequent paragraphs.

The 859 has two basic sections; operational and control. The main operational circuits consist of the clock oscillator, delay and width one shots, transistion shaper, output amplifier and power supplies. Associated with the above main operational circuits are the trigger, gate and burst circuits. External outputs are the main channel outputs and the sync and clock amplifier outputs.

The microprocessor is the controller of the 859, controlling the flow of data supplied by the keyboard and General Purpose Interface Bus (GPIB). Data is processed by the microprocessor and sent on the CMOS bus to the circuit sections. Display information and GPIB messages are also controlled by the microprocessor.



NOTE: Letter keys refer to figure 4-1.

Figure 4-2. Signal Timing Diagram Continuous Mode

Pulse timing is shown in figures 4-2 and 4-3.

Each operational mode requires different connections of the circuit blocks. The connections are discussed in section 3.7:

| Mode | Paragraph |
|----------------|-----------|
| Continuous | 3.7.1 |
| Triggered | 3.7.2 |
| Gate | 3.7.3 |
| Burst | 3.7.4 |
| External Width | 3.7.5 |
| Time Interval | 3.7.6 |

Circuit connections for the functions (single pulse, double pulse and square wave) are shown in figure 3-4.





Figure 4-3. Signal Timing Diagram, Trigger Mode

4.2 CLOCK OSCILLATOR

The interconnecting blocks within the clock oscillator circuit block are shown in figure 4-4.



The clock oscillator is the internal repetition rate generator that provides a train of pulses used in the continuous, gate and burst modes and provides a time base for the time interval mode. Repetition rate data is entered from either the front panel keyboard or the GPIB and routed to the microprocessor, which supplies control data to circuits in the clock oscillator block.

Basically, the clock oscillator is a voltage controlled multivibrator operating between 25 MHz and 50 MHz and a series of frequency multipliers and dividers.

Frequency control is accomplished by controlling the charging and discharging current of the multivibrator timing capacitor.

Frequency data from the CMOS bus is converted by the ROM and a 10 bit Digital to Analog Converter (DAC) to a voltage level, controlling the Voltage Controlled Current Source (VCCS).

The clock multivibrator is implemented using an ECL

gate with complementary outputs. A simplified diagram is shown in figure 4-5.

The frequency of the oscillator circuit is determined by the timing capacitor C and the voltage controlled current source. The VCCS provides two tracking current sources having values of I and 2I, used for charging and discharging the multivibrator timing capacitor.

Diode D1 and D2 are current switches controlling charging and discharging of the timing capacitor. When B is high, D1 is reverse biased and D2 forward biased. The discharging current source 2I is disconnected, therefore, the total charging current is I. Once the timing capacitor has charged above the threshold, the ECL gate switches and B goes low.

D2 is reverse biased and D1 forward biased connecting the 2I discharging current source. Since the I charging current source is always connected to the timing capacitor the total discharging is I - 2I = -I. Thus currents charging and discharging the timing capacitor are always equal providing a symmetrical square wave from the multivibrator.




Figure 4-5. Clock Multivibrator

When the oscillator is enabled (running), diode D3 is reverse biased (run line is low). When the oscillator is disabled (stopped), diode D3 is forward biased (run line is high). Diode D3, controlled by the clamp control, clamps the oscillator input A at a specific level. The clamp level is adjusted to produce a time symmetrical first period when the oscillator is enabled.

Some nonlinearities occur in the 25 to 50 MHz multivibrator. To correct for the nonlinearity a ROM is added in the frequency controlling circuit. Frequency data from the CMOS bus provides "Addresses" for the ROM, while the ROM output data, "words," are used as data bits for the 10 bit DAC. The ROM can be programmed to increase or decrease the VCCS, thus

affecting the multivibrator frequency, linearizing the multivibrator frequency.

An example (see figure 4-6) shows how the divider/muliplier functions. A frequency of 125 Hz is entered on the keyboard. The microprocessor controlled CMOS bus supplies data for the frequency control section (ROM, DAC, and VCCS), the ÷ N prescaler, and the ÷ 10^R decade range counter. The multivibrator output is programmed to 50 MHz. prescaler to N = 4 and the 10^R range counter to R = 5. The 50 MHz is doubled by the ×2 multiplier to 100 MHz (50 MHz \times 2 = 100 MHz). The doubled frequency (100 MHz) is divided by the prescaler to 25 MHz $(100 \text{ MHz} \div 4 = 25 \text{ MHz})$. The decade range counter further divides the frequency by 105 or 100,000 to 250 $Hz (25,000,000 \div 100,000 = 250 Hz)$. 250 Hz is divided by the ÷ 2 flip flop producing a 125 Hz square wave.




Figure 4-6. Divider and Multiplier Example

In either gate, burst or time interval modes, the multivibrator is controlled by the gate and burst control logic.

The gate input is controlled by the trigger comparator for the gate mode (paragraph 4.6) or the burst counter for burst and time interval modes (paragraph 4.7). The gate input line goes high enabling the multivibrator for the duration of the trigger signal. The output is synchronous with the trigger signal and always concludes with the complete pulse cycle (see figure 4-7).




Figure 4-7. Clock Oscillator Gating

4.3 DELAY AND WIDTH ONE SHOTS

In the 859, digital one shots are used to delay pulses, relative to sync output, and to vary pulse width. As the one shots are digital they are easily controlled via the microprocessor controlled CMOS bus.

Both the delay and width one shots are similar; the circuits description deals with the common circuitry. The difference is the triggering edge of the input pulse. The delay one shot triggers on the leading edge while the width one shot triggers on the trailing edge. Signal flow and timing are shown in figures 4-8 and 4-9.

The one shot time interval is determined by a 50 MHz time base (a temperature corrrected delay line oscillator) with a series of microprocessor controlled counters and delay line.

A flip-flop controls the oscillator. A start pulse (see figure 4-8) sets the flip-flop enabling the oscillator gate input. After the oscillator pulse is delayed through the counters and delay line, the flip-flop is reset disabling the oscillator. The oscillator gate line being the one shot output.

A simplified diagram of the oscillator is shown in figure 4-10. When enabled by the control flip-flop (gate control line goes low) the circuit will oscillate with a




Figure 4-8. Delay & Width One Shot

20 ns period, which is determined by the 7 ns delay line, gate delays and a variable capacitor. To minimize temperature caused frequency drift, a sensor monitors the oscillator circuit temperature and controls the drift correction circuit which makes slight corrections, via a varactor diode, to the oscillator. The oscillator output drives the count line for the 3 digit \div N counter (figure 4-9).

The count "N" is programmed from the CMOS bus. When the counter receives the first positive transition, the data, N, is loaded into the counter. Each clock pulse decrements the count by one. Upon reaching the last count (zero) the zero detect line (counter output) goes low, providing an input pulse for the decade

range counter. The counter will continue this cycle of loading 3 digits and counting to zero until the oscillator is gated off.




Figure 4-9. Delay and Width One Shot Timing

Data from the CMOS bus is loaded into the $\div 10^6$ (decade) range counter. The frequency is further divided in increments of 1, 10, 100, 1000 or 10,000. The counter output (9 detect line). Drives the programmable delay line.

The programmable delay line delays the pulse from 0 ns to 31 ns in 1 ns steps. Figure 4-11 shows a simplified diagram for the programmable delay line. One or all of 5 delay line sections may be switched in depending on the delay programmed. Delay lines are in steps of 1 ns, 2 ns, 4 ns, 8 ns and 16 ns. Delays line sections are additive allowing programming in 1 ns steps: for example, 1 ns + 2 ns + 8 ns = 11 ns.

To explain the time relationship in the one shot, the following formula is used (figure 4-9):

Time Interval = $N T_P 10^R + T_d$

Where

N = the programmed 3 digits. $T_p =$ the period of the oscillator (20 ns) $10^R =$ the programmed decade range

 T_d = the programmed delay line period

For example,

$$N = 051$$

 $T_p = 20 \text{ ns}$
 $10^R = 10$
 $T_d = 15 \text{ ns}$

Therefore,

 $(051 \times 20 \text{ ns} \times 10) + 15 \text{ ns} = 10,200 \text{ ns} + 15 \text{ ns} = 10,215 \text{ ns}$ total delay within the one shot.





Figure 4-10. Delay Line Oscillator



SHOWN: DELAY T8 + T2 + T1 = T11 = 11 ns

Figure 4-11. Programmable Delay Line

4.4 TRANSITION SHAPER

The transition shaper shapes the pulse leading edge and the trailing edge and provides initial signal level control. Microprocessor control allows the amplitudes to be increased or decreased without effecting the programmed transition times. The circuit blocks for the transition shaper are shown in figure 4-12 and circuit operation is discussed in the following paragraphs.

The basic reference for the transition shaper is the voltage V_u. V_u is generated by a CMOS bus controlled amplitude DAC and a voltage reference. V_u is programmed between 0.8V and 2.0V.

V_u provides the reference input to the leading and trailing edge DACs. Each edge DAC controls a pair of

tracking Voltage Controlled Current Sources (VCCS). The leading edge DAC controlls the positive current source and the trailing edge DAC controlls the negative current source.

The leading edge to trailing edge time ratio cannot exceed 50:1. The actual ratio is dependent on the current sources. The transition range is determined by a of capacitor selected by the microprocessor.

All main output signals of a channel are processed by the transition shaper regardless of operation mode. Logic gate U3 accepts the input signal and its output drives a current (electronic) switch. When U3 output goes high the range capacitor is charged by the current from the positive VCCS $+ I_1$. Leading edge transition time is determined by the current charging the range capacitor. A specific current for a specific transition time is determined by the current charging the




Figure 4-12. Transition Shaper

sition time is required to charge the capacitor depending on the voltage level and the range capacitor. Increasing the charging current decreases the transition time and decreasing the charging current increases the transition time. The capacitor charges to the level $V_{\rm U}$, where it is limited by the upper level voltage clamp.

The upper level voltage clamp consists of op amp A1 and referenced to $V_{\rm u}{}'$, a pair of matched diodes D1 and D2 and a VCCS + $I_1{}'$ tracking the charging current source. As A_1 is an op amp, the anode of D1 is at $v_{\rm u}$. The current + $I_1{}'$ will flow through D1 and sink to A1. At levels less than $V_{\rm u}$, D2 is reverse biased. When the output reaches $V_{\rm u}$, D2 is forward biased; as D1 and D2 are matched they will have equal current (+ 1_1 and + $I_1{}'$) flowing through them, clamping the output level to $V_{\rm u}$.

When U3 output goes low the range capacitor is discharged by the $-\mathrm{I_2}$ VCCS. The trailing edge transition is determined by the current discharging the range capacitor. For a specific transition time a specific current is required to discharge the capacitor, dependent on the voltage level and the range capacitor. Increasing the discharge current

decreased the transition time and decreasing the charging currents increases the transition time. The range capacitor will discharge until limited by the lower level voltage clamp.

The lower level clamp is similar to the upper level clamp. The op amp A2 is referenced to F. As A2 is an op amp, the cathode of D4 is at F, current $-\mathbf{I'}_2$ will flow from A2 through D4. At levels greater than F, diode D3 is reverse biased. When the output reaches F, D3 is forward biased; as D3 and D4 are matched they will have equal current $(-\mathbf{I}_2$ and $-\mathbf{I'}_2)$ flowing through them, thus clamping the output level a F.

The transition shaper drives the output amplifier.

4.5 OUTPUT AMPLIFIER

The output amplifier is an inverting amplifier providing an output pulse from 40 mV to 20V p-p. Externally programmed upper and lower level values are converted by the microprocessor to the proper amplitude and offset values. The amplifier may be isolated from the 50Ω output by relay K2; see section 3.9.2. The output amplifier block diagram (figure 4-13) and the following paragraphs summarize amplifier operation.




Figure 4-13. Output Amplifier

Both output amplifier and transition shaper circuit use a floating supply. Floating supplies are voltages that shift relative to circuit ground, depending on the programmed output levels, while maintaining absolute levels. The shifting of the floating supplies, based on the output level, biases Q1 to operate under its breakdown voltage and minimizes power dissipation in Q1. See paragraph 4.12 for a description of the floating supply.

The output signal from the transition shaper is applied to the positive (non-inverting) input of the FET amplifier A3. The output of A3 drives Q1. Together, A3 and Q1 comprise the amplifier portion of the output amplifier. The amplifier produces negative pulses, as F, a controlled voltage level, is always negative with respect to ground. To produce positive pulses the input to A3 must be complemented and a positive offset summed with the pulse amplitude. A current source biases the output amplifier to an optimum level, between F + 35 and F, keeping the output amplifier operating in the active region.

A microprocessor controlled relay K1 switches the 50Ω backmatch resistor in or out depending on the programmed amplitudes. When the 50Ω is in, maximum output is limited; see table 1-1

The attenuator is programmable in X1, X2, X5 and X10 steps allowing attenuation steps from X1 to X100 and attenuated output levels down to 40 mV. Specified resolution in signal level is obtained by a combination of input signal level control, amplifier gain, and output attenuation.

Offset control is accomplished by summing a bi-polar offset current source through a RL network to the output of the attenuator. The offset value is controlled by the 10 bit offset DAC, which is programmed by the microprocessor controlled CMOS bus.

4.6 TRIGGER COMPARATOR

The trigger comparator receives, processes and distributes the trigger signal to the appropriate circuit blocks. The intraconnection of the trigger comparator circuit block is shown in figure 4-14. (A front panel annunciator indicates the occurence of a triggered output).

The input signal is processed by a high speed schmitt trigger to derive a fast rise time signal from random




Figure 4-14. Trigger Comparator

slope input signals. The dc trigger level is summed with the input signal, allowing the input trigger point to be adjusted between -5V and +5V. Increasing the dc voltage increases the required signal voltage that will be accepted as a trigger.

The trigger format logic, externally programmed by the keyboard or GPIB, selects the phase or slope on which the 859 will trigger.

The control logic circuit selects the external trigger, manual trigger or no trigger at all, depending upon the programmed mode of operation.

The trigger detector senses transitions at the output of the edge logic and flashes an LED. The LED flashes for 50ms for each trigger occurence. In burst, time interval and gate modes, the trigger indicator remains on until the cycle is completed.

4.7 Burst Counter

The burst counter, figures 4-15 and 4-16, controls the clock oscillator for a selected count N, during burst and time interval modes. The circuit internally functions identically for both modes, only the method of programming the oscillator and counter is different.




Figure 4-15. Burst Counter

The time interval is N $\tau_{\rm p}$, where N is the programmed burst count and $\tau_{\rm p}$ is the programmed oscillator period. For example if $\tau_{\rm p}=1\mu{\rm s}$ and N=1000 then the time interval of the burst counter is $1\mu{\rm s}\times 1000$ or 1ms.

In the time interval mode, the time interval is programmed via the keyboard or GPIB. Then the microprocessor selects both a specific burst count and an oscillator period. In the burst mode, the burst count (between 1 and 10000 pulses) and oscillator period (from 20 ns to 2s) are separately programmed via the keyboard or GPIB.




Figure 4-16. Burst Counter Timing

Once data has been entered, the burst counter operates indentically in both modes. A start pulse from the trigger comparator sets the control flip-flop enabling the oscillator gate line (Q output goes high). The Q line goes low enabling the NOR gate U1. The flip-flop D line goes high and each succeeding clock pulse (count) maintains Q high and Q low.

The first count pulse supplied to the 4 digit \div N programmable up counter loads the data into the counter. The data loaded is the ten's complement of N. Each successive count pulse increments the counter by one count (N + 1). Upon reaching the all nines count, the counter's nine detect line goes low controlling the D line of the control flip-flop.

The D input goes low (end of N count). Upon receiving the next triggering edge of the clock (count), Q (gate) goes low disabling the oscillator. \overline{Q} goes high disabling the NOR gate U1.

To compensate for delays in disabling the clock oscillator, U1 is disabled to ensure that clock counts are not erronously output; something that could occur when operating at high clock rates.

The burst counter has two outputs, one for each mode. The burst output is driven from the count line (output of U1). The time interval output is driven by the + N counter output (nine detect).




Figure 4-17. RAM




Figure 4-18. Front Panel Keyboard/Display

4.8. RAM BOARD

The RAM board contains two sets of memories, a $4k \times 8$ RAM for stored settings and a 64×8 scratch pad memory. The block diagram for the RAM board is shown in figure 4-17.

The storage RAM stores settings of parameters and values for 25 settings (standard memory) in a 1k×8 RAM. An optional 4k×8 RAM expands memory to a maximum of 100 stored settings. With power off data is maintained in RAM up to 30 days by use of internal batteries; see section 3.18. RAM data is buffered from the microprocessor bus by a bi-directional receiver/driver.

A 64 × 8 scratch pad RAM temporarily stores data until an execute command is received. The data is buffered from the microprocessor bus by the bidirectional receiver/driver. Data is transferred through a level converter to the CMOS bus. The CMOS bus provides addresses, data and channel strobes to the analog circuitry.

4.9 FRONT PANEL KEYBOARD/DISPLAY

The keyboard and display allow a manual method of programming the 859 and a visual indication of parameter status. A block diagram is shown in figure 4-18.

The front panel contains a 42 key keyboard, a 16 character alphanumeric LED display with 22 individual LED annunciators and the power on/off switch. The front panel assembly is connected elec-

trically to the 859 by two cables. One cable is on the power switch and can be disconnected on the rear panel. The other cable carries the keyboard and display signals and is plugged into the mother board at J18. The front panel assembly consist of three subassemblies: the keyboard, the LED display and a pc board which interfaces to the microprocessor in the 859. The microprocessor accesses the keyboard and display just as if they were read and write memory locations.

4.9.1. Keyboard

The keyboard consists of 42 printed circuit switches arranged in 6 × 8, X-Y matrix. The keyboard matrix is scanned by a keyboard encoder chip. When a contact closure is detected, the encoder stops scanning, provides a delay for contact bounce and latches a data ready strobe pulse. The microprocessor is informed by the data ready strobe that a key is pressed. The microprocessor decodes the keyboard address, strobes the keyboard encoder and reads the buffered keyboard output data. The keyboard output data is a binary number between 0 to 63 corresponding to the key pressed. The data ready strobe also triggers a 100 ms, 3 kHz audible tone each time the key is pressed. When the keyboard contact closure is released the encoder resumes scanning for the next closure.

4.9.2 Display

The display is a 16 character alphanumeric LED readout and 22 LED annunicators. The bi-directional receiver/driver receives data from the microprocessor data bus. The display data is multiplexed, held in temporary RAM storage, strobed into the display driver, and displayed on the front panel.

4.10 GENERAL PURPOSE INTERFACE

The GPIB interface (see figure 4-19) allows the instrument to be remotely programmed by a minicomputer, calculator, etc., via the General Purpose Interface Bus (GPIB). The GPIB interface is an implementation of IEEE Standard 488-1978. It supports the following 488-1978 defined interface functions: Source Handshake (SH1), Acccepter Handshake (AH1), Talker (T6), Listener (L4), Service Request (SR1), Remote Local (RL1), Device Clear (DC1) and Device Trigger (DT1). This bus transfers messages in bit parallel and byte serial fashion. The bus has 16 signal lines, and they are:

8 Data lines (DIO1 through DIO8)

- 5 Control lines (ATN, IFC, SRQ, EOI and REN)
- 3 Handshake lines (NRFD, NDAC and DAV)

These lines are defined in paragraph 3.11, as is operation with the GPIB.

The GPIB interface does the following three functions:

- 1. Detects the My Listen Address (MLA) and My Talk Address (MTA).
- Does the proper listen handshake when either attention (ATN) is true, or the listen latch is set, and transfers messages when the talk latch is set.
- 3. Provides isolation through optical couplers.

In order to reduce the number of opto-isolators, the messages are transferred in bit serial fashion through two Universal Asynchronous Receiver/Transmitters (UART). All 16 GPIB lines are buffered and terminated through bus transceivers. The UART and status outputs are connected to the microprocessor data line via tri-state buffers.

The operation of the UART is fairly simple. Each UART consists of two independent sections called receiver and transmitter, and both of them may operate simultaneously. The UARTs are primarily used to convert parallel information into serial and serial information into parallel. The receiver receives its information in serial and converts it into an 8 bit parallel byte, whereas the transmitter converts an 8 bit parallel byte into bit serial output. The transfer rate of the serial output is determined by the clock frequency of the UART. Here the UART clock frequency is set at 1.25 MHz.

The interface completely insulates the microprocessor from GPIB and hence the microprocessor is relieved from the GPIB transactions. The microprocessor constantly monitors the status outputs from the interface and takes actions according to that. There are six status bits tied to the microprocessor data bus: Data Ready, GPIB Busy, End, Remote, Talk and Listen.

4.10.1 Data Ready

The Data Ready bit informs the microprocessor that the UART has received valid data from the GPIB. Only when this bit is true will the microprocessor read the byte from the UART.




Figure 4-19. GPIB Interface

4.10.2 GPIB Busy

The GPIB Busy bit is used during the talk mode to find out whether GPIB has accepted the data byte sent through the UART. Any time the microprocessor wants to send a byte via GPIB, first it checks that the Talk status bit is true and then it checks that GPIB Busy status bit is false. If the GPIB Busy status is false, then the microprocessor will load a byte into the UART and cause the GPIB Busy signal to go high (true). This prevents the microprocessor from loading any more bytes into the UART. The byte loaded into the UART is transmitted serially across the optocoupler to the GPIB side of the UART. When all the 8 bits of the byte are present, the data valid (DAV) line is set low. When the listener on the GPIB senses the DAV line is low, he accepts the byte by raising the data accepted (NDAC) signal high. The NDAC signal is received and causes the GPIB Busy signal to go low (false). Once the GPIB Busy signal goes low, the microprocessor can transmit another byte in the same manner.

4.10.3 End

The End bit is monitored by the microprocessor any time it reads a byte from the UART. If this bit is true, then the microprocessor assumes that it has received the last byte of the message sequence and treats it as a terminating character.

4.10.4 Remote

The Remote bit indicates to the microprocessor whether the 859 is in remote control or local control.

4.10.5 Talk

The Talk bit will be set any time the 859 receives its assigned talk address. When the microprocessor senses this bit as true, it sends the appropriate talk message.

4.10.6 Listen

The Listen bit will be sent any time the 859 receives its assigned listen address. When the microprocessor senses this bit as true, it prepares to receive the data bytes through the UART.

4.10.7 Service Request

Service Request (SRQ) is a bit sent by the microprocessor to the GPIB when it wants to talk. The controller will eventually cause a talk status bit to be generated and allow the microprocessor to place a talk byte on the interface.

4.11 MICROPROCESOR (Microprocessor and Memory RAM Boards)

The microprocessor (see figure 4-20) acts as the central processing unit, receiving information from the GPIB, the keyboard and the 859 subsystems and acting on these inputs as dicated by the software. Software directs the processor to address the subsystems and issue commands and data which direct the 859 to output the desired signals.

Software refers to a sequence of commands executed by the internal microprocessor. This sequence of instructions stored in ROM commands the microprocessor to perform according to the 859 specification. The microprocessor is powerless without a program to run; therefore, the software is one of the most vital elements of the digital section. All information transfer takes place under the control or supervision of the software. Programs are composed of machine language instructions, messages and tables that provide sequencing information.

Program data from the ROM, temporary data from the RAM, and input data from the keyboard or GPIB are hooked up to the microprocessor through an interconnection bus on the mother board. Data from the microprocessor software is sent to the rest of the instrument via a scratch pad memory.

The two boards of the microprocessor section (microprocessor and memory RAM) receive and drive a 43 wire data bus terminated on the mother board.

4.11.1 Microprocessor Board

This board contains an eight bit processor, software in ROM, buffers, decoders and two I/O ports. Figure 4-20. shows the basic blocks of the microprocessor. Address lines are buffered to the mother board. Eight bidirectional data lines are received and driven to the mother board. Control signals necessary to describe the transaction are buffered to the mother board. Ten megahertz clock pulses are generated and buffered to the mother board.

Integrated circuit memories on ROM support the basic program in the 859 while limited RAM serves as a microprocessor scratch pad for calculations.

An I/O port generates eight control lines sent to the analog section of the instrument. These control lines are used to provide the microprocessor a facility to trigger the instrument or provide other control functions as options.




Figure 4-20. Microprocessor

Eight status lines are sent to the microprocessor to indicate that the second channel has been installed and to provide for manual triggering.

4.12 POWER SUPPLY

All 859 power supplies (figure 4-21) consist of linear regulators with capacitor input filters. Supply components are divided between the rear panel and two printed circuit boards. The transformer and high current rectifiers are located on the rear panel with all other power supply components located on two printed circuit boards.

A 2 channel 859 requires 14 separate power supplies; a single channel unit requires 10 supplies. TTL and ECL logic gates are powered by their own supplies, TTL (+5V) and ECL (-2V) and -5V. The GPIB interface is powered by its 5V supply, which isolates it from the other circuitry. Also +15V and -15V supplies are provided primarily for the analog circuity.

Each channel output amplifier and transition snaper requires 4 floating (F) power supplies; F +35, F, F +15 and F -15. The floating supplies are voltages that shift levels relative to circuit ground, depending on programmed output levels, while maintaining absolute voltage levels of +35V, +15V and -15V. The synthesized "F" ground is derived from a simple 35V regulator and controlled by the offset DAC. "F" ground may be varied between -10V to -30V relative to circuit ground. The floating supplies allow the output amplifier to produce a pulse of any offset and amplitude within the operating range of the 859 (see section 1.2.2.1), operate under its breakdown voltage level and to minimize power dissipation.

A temperature sensor monitors the heat sink temperature. If the temperature exceeds the limit, the primary voltage is interrupted, shutting down the unit. After cooling down, the unit will power up, automatically, reset to initial power on conditions and loose any non-stored settings.




Figure 4-21. Power Supplies

4.13 CLOCK OUTPUT

The clock output (see figure 4-3) is available as a separate output after being delayed in a Programmable Delay Line (PDL) and buffered by a 50Ω clock amplifier. The PDL is programmed by the CMOS bus to insert delays to the clock output in order to synchronize it with the 50Ω output amplifier as various modes and functions are selected.

4.14 SYNC OUTPUT

Sync output (see figure 4-3) provides a time reference establishing the beginning of the delay. The output is available as a separate output after being delayed by a PDL and buffered by a 50Ω sync amplifier. The PDL is programmed by the CMOS bus to insert delays to the sync output amplifier in order to synchronize it with the 50Ω channel output amplifier as various modes and function are selected.

5.1 INTRODUCTION

Faults may be isolated to the circuit board, power supply or front panel level as shown in figure 5-1. Familiarize yourself with the 859 by reviewing the operating procedures in this manual as well as the circuit descriptions, sections 3 and 4 respectively. Successful fault isolation depends upon a through knowledge of the correct instrument operation.

Major groups of the various assemblies are shown in table 5-1. Fault isolation is discussed in the following paragraphs in terms of these groups. The location of boards and assemblies called out in table 5-1 are shown in figure 6-1.

Figure 5-2 is a preliminary fault isolation flow chart. By using figure 5-2 the problem may be isolated to the major group or groups within the 859 without removing the cover.

5.2 POWER SUPPLY

If the generator is malfunctioning, power supply voltage is always the first thing to be checked. Test points for the power supply board and regulator are explained in paragraph 6.4 and 6.5. Table 5-2 shows the supply distribution to each board assembly.

If a power supply is found to be in error, it may indicate an overload or short circuit condition in the system. Consult table 5-2 for assemblies using the faulty supply. One at a time remove the boards from the instrument until the supply voltage recovers, it may be assumed the last board removed was defective and should be replaced.

5.3 MICROPROCESSOR

When microprocessor problems are suspected always check the +5V supply, refer to paragraph 5.2. If the voltage is correct use table 5-3 to troubleshoot the microprocessor board. A Hewlett-Packard 5004A Signature Analyzer may be used to verify "signature" for the microprocessor board, figure 5-3 shows the

connection of the analyzer to the microprocessor board and table 5-4 describes the process while table 5-5 describes the microprocessor signatures. Replace the microprocessor board if proven defective.




Figure 5-1. General Block Diagram

5.4 GPIB INTERFACE

Because the 859 has more than one programming channel (GPIB and front panel), it is relatively easy to isolate interface problems, refer to table 5-6. Replace the interface board if proven defective.

Table 5-1. Assembly Guide

| Board Ejector Color | Assembly | Group |
|---|---|--|
| Red None White White White Yellow Green Blue Orange None | Lo Amp (Current) Power Supply Hi Amp (Current) Power Supply Microprocessor GPIB Interface Scratch-Pad RAM Clock Oscillator Trigger & Burst Counter Delay & Width Output Amplifier Display | Power Supply Power Supply Digital Digital Digital Pulse Generator Pulse Generator Pulse Generator Pulse Generator Pulse Generator Keyboard & Display |

 Table 5-3.
 Microprocessor Troubleshooting.

| Step | Symptom | Possible Remedy |
|------|---|--|
| 1. | 859 will not power up | Replace RAM board Replace microprocessor board Replace GPIB board |
| 2. | 859 powers up and reads different GPIB address other than setting | Check the isolated +5V Replace GPIB board Replace GPIB cable |
| 3. | 859 will not talk or listen on GPIB | Correct the listen address setting on rear panel Check the isolated +5V Replace GPIB board |
| 4. | While running, 859 resets itself and its display | Replace microprocessor board Replace RAM board |




Figure 5-2. Fault Isolation Flow Chart.

5-3

HIGH CURRENT POWER SUPPLY LOW CURRENT POWER SUPPLY F + 15 F - 15 **EXTENDER EJECTOR** ISO F + 35 F + 35 F + 15 F - 15 + 5 **- 2 BOARD ASSY** Ch 2 + 15 - 15 - 5.2 Ch 2 Ch 1 Ch 1 Ch 2 COLOR + 5 Ch 1 **GROUP ASSEMBLY** 0517 RED **POWER** LO AMP **SUPPLY** (CURRENT) POWER SUPPLY NONE HI AMP SILVER (CURRENT) **POWER SUPPLY** 0799 WHITE MICRO-**DIGITAL** PROCESSOR 0799 WHITE **GPIB** 0799 • WHITE **SCRATCH PAD** 0692 YELLOW CLOCK PULSE **GENERATOR OSCILLATOR** GREEN TRIGGER & **BURST** BLUE **DELAY &** WIDTH CH 1 CH 2 CH 2 ORANGE CH 1 CH 2 CH 1 OUTPUT **AMPLIFIER** NONE **KEYBOARD &** N/A **FRONT** DISPLAY PANEL

Table 5-2. Power Supply Distribution

Table 5-4. Signature Analysis for the Microprocessor

| Ston | Description |
|------|---|
| Step | |
| 1 | Remove shunt from socket U14A. |
| 2 | Remove jumper between E20 and E21. Install at JP1 between E1 and E2. |
| 3. | Connect analyzer as shown in figure 5-3. |
| 4. | Power up 859. |
| 5. | Compare signatures to those shown in table 5-5. |




Figure 5-3. Signature Analyzer Connection

Table 5-5. Signature for the Microprocessor

| Test | Din Normbor | Ciamatum. |
|----------------|-------------|-----------|
| Point | Pin Number | Signature |
| A0 | U16A - 14 | 7P25 |
| A1 | U16A - 13 | 2A1F |
| A2 | U16A - 12 | A206 |
| A3 | U16A - 11 | C133 |
| A4 | U16A - 10 | 8P3U |
| A5 | U16A - 9 | 3319 |
| A6 | U16A - 8 | 7C47 |
| A7 | U16A - 7 | C25F |
| A8 | U16A - 6 | 5H21 |
| A9 | U16A - 5 | 19H6 |
| A10 | U16A - 4 | HP66 |
| A11 | U16A - 3 | 7A70 |
| A12 | U16A - 2 | |
| A0 | U16B - 19 | UF4C |
| A1 | U16B - 18 | A872 |
| A2 | U16B - 17 | 2068 |
| A3 | U16B - 16 | 335H |
| A4 | U16B - 15 | 0F51 |
| A5 | U16B - 14 | C177 |
| A6 | U16B - 13 | U929 |
| A7 | U16B - 12 | 3032 |
| A8 | U15 - 19 | H64U |
| A9 | U15 - 18 | 9CC8 |
| A10 | U15 - 17 | 5F08 |
| A11 | U15 - 16 | U81P |
| A12 | U15 - 15 | 826P |
| 0, | U14A - 9 | U213 |
| 02 | U14A - 10 | 9C81 |
| 03 | U14A - 11 | U7F5 |
| 0, | U14A - 12 | 4UT0 |
| 05 | U14A - 13 | PP76 |
| 06 | U14A - 14 | P530 |
| 0, | U14A - 15 | 6063 |
| O ₈ | U14A - 16 | H8H6 |

NOTE: These signatures are valid for wake-up or reset mode only.

Table 5-6. GPIB Troubleshooting

| | Symptom | Discussion |
|----|--|---|
| 1. | When addressed as a listener or talker, the 859 does not display LSN or TLK annunciator. | Find the GPIB listen and talk addresses by pushing the ADRS key. They will be displayed. Program the controller to send the listen address. (The HP9825 controller message is wrt 7xx, where xx is the 859 address.) LSN or LSN and REM annunicator should appear on the display; if not, the malfunction is in the GPIB interface board. The talk address problem is similarly dealt with. |
| 2. | Displayed parameters values differ from GPIB programmed values. | Use the CMD RCL key to display the programming received by the post-interface circuits. If this differs from GPIB programmed values, duplicate the programming by using the front panel controls. Correct display isolates the malfunction to the GPIB interface board. |

5.5 FRONT PANEL

The front panel assembly contains circuitry for two distinct functions; display and keyboard, both communicating with the microprocessor through the data and address bus. Because of the intimate relationship of the front panel and microprocessor, it can be difficult to isolate a problem to the area. Refer to table 5-7 for troubleshooting information.

5.6 SCRATCH PAD RAM

When a RAM problem is suspected the following troubleshooting procedure is used to verify the problem.

First verify that proper supply voltages are present at the RAM board, refer to table 5-2 for power supply distribution. If all voltages are present use table 5-3 to troubleshoot the RAM board.

A Hewlett-Packard 5004A Signature Analyzer may be used to verify the "signature" of the RAM board. Table 5-8 explains the analyzer connection while table 5-9 describes the RAM signatures.

Replace the RAM board if proven defective.

5.7 INTERNAL CMOS BUS

All of the internal programming to the pulse generator is supplied through the 16 internal bus lines. It takes

only one defective receiver-driver to hang-up an entire line. A defective receiver-driver can cause incorrect generator response.

A defective receiver-driver can be located by removing and replacing one board at a time; the bus voltage will return to normal when the defective board is removed.

Tables 5-10, 5-11 and 5-12 give information relative to the operation of the internal CMOS bus. Data and address are presented to the appropriate boards in a predetermined sequency. Table 5-11 describes the data sending sequence and the appropriate address and data; the data sending sequence is initiated by an execute command. While actual bus location is described in table 5-10. Each data byte (control bit code) is described in table 5-12.

5.8 PULSE GENERATOR

If the pulse generator is malfunctioning, first check the power supply voltages (refer to paragraph 5.2) Second, some problems are due to the system being out of calibration, therefore an attempt should be made to calibrate the generator prior to troubleshooting (refer to section 6).

Table 5-13 describes a series of symptoms and possible cures for pulse generator problems.

Table 5-7. Front Panel Troubleshooting

| | Symptom | Discussion |
|----|---|--|
| 1. | When power is first turned on, the front panel readout displays "SELF TEST". After a short delay, the microprocessor commands the front panel to display "WAVETEK 859". The message is not displayed. | If this message never appears, the problem can be on any of the digital boards. Most likely it is not a front panel problem. While a front panel failure could cause the front panel not to accept data, it is much more likely the microprocessor never reached the portion of the operating program that causes the initial display. Replace the Microprocessor, GPIB and Scratch Pad (RAM) board one at a time. Test the 859 with each replacement. |
| 2. | After the turn-on delay, the initial random characters are replaced by another meaningless display. | The microprocessor is reaching the front panel. Examine this message carefully for clues as to the possible problem; for example, "V@VDTDJ 848" instead of "WAVETEK 859" would indicated the "1" bit of the data word was hung in a false condition. This could be occurring in the front panel bus receivers, memory or in the display component itself. Another type of failure mode might be "WAWATETE 8585" indicating a hung "2" bit on the address lines driving the memory IC. In any case, the malfunction is most likely in the front panel. |
| 3. | The display is missing segments of characters. | The problem is most likely the display component, or the RAM chips. Replace the front panel. |
| 4. | The keyboard "beeps" normally when a key is depressed, but the processor ignores it (no response on the display). | The problem may be in the front panel or in the microprocessor. command the 859 via the GPIB and check for proper operaton. If the 859 cannot be commanded by any means, the problem is most likely not in the front panel. A front panel address or data bus driver or receiver could fail in a manner to permanently hang a bus line, preventing the microprocessor from operating properly. Unplug the front panel from the mother board J18 with power off. Turn power back on and again try to command the 859 via GPIB. If the 859 runs properly, the problem is in the front panel. |
| 5. | The keyboard fails to "beep", but commands the 859 properly. | The problem is in the circuitry associated with the audio sounder. Replace the front panel. |
| 6. | The keyboard neither beeps or commands the 859 but 859 works properly with the GPIB interface. | The problem is with the keyboard encoder, or the keyboard membrane switch itself. Replace the front panel. |

Table 5-8. Signature Analysis
For Scratch Pad RAM

| Step | Description | |
|------|---|--|
| 1. | Connect Analyzer as shown in Figure 5-4. | |
| 2. | Power up the 859. | |
| 3. | On RAM board short TP1 to ground | |
| 4. | Compare signatures to those shown in Table 5-9. | |




Figure 5-4. Signature Analyzer Connection

Table 5-9. Scratch Pad RAM Signature

| Test | | |
|-------|------------|-----------|
| Point | Pin Number | Signature |
| + 5V | | 6PCP |
| DO 0 | U11B-5 | 4980 |
| DO 1 | U11B-7 | A612 |
| DO 2 | U11B-9 | 9964 |
| DO 3 | U11B-11 | A7PC |
| DO 4 | U12B-5 | 3POP |
| DO 5 | U12B-7 | 2A63 |
| DO 6 | U12B-9 | P9F6 |
| DO 7 | U12B-11 | 430U |
| CA 0 | U9B-5 | 2595 |
| CA 1 | U9B-7 | 1F8F |
| CA 2 | U9B-9 | U97F |
| CA 3 | U9B-11 | 5A34 |
| CA 4 | U10B-5 | 91FC |
| CA 5 | U10B-7 | 3CPF |

NOTE: These signatures are valid for power-on or wake-up mode only.

Table 5-10. Internal CMOS Bus Location

| Description | Bus Line | Connector Pin Numbers * |
|-------------|----------|----------------------------|
| Strobe | STRB 1 | 4B |
| • | STRB 2 | 3A |
| Address | AA5 | 2B |
| Line | AA4 | 3B |
| | AA3 | 5B |
| | AA2 | 6B |
| | AA1 | 7B |
| | AA0 | 8B |
| Data | AD7 | 10B |
| Line | AD6 | 11B |
| | AD5 | 12B |
| | AD4 | 13B |
| | AD3 | 14B |
| | AD2 | 15B |
| | AD1 | 16B |
| | AD0 | 17B |

^{*} Pin numbers refer to connectors J4 through J9, located on the mother board.

Table 5-11. Internal Bus Data Allocation

| DATA SENDING | | | ADD | RESS | | | DATA | | | | | | | | CHANNE |
|---|-----|-----|-----|------|-----|-----|-------|---------|-----------|-------|---------------|---------|-----------|-------------|-------------|
| SEQUENCE | AA5 | AA4 | AA3 | AA2 | AA1 | AA0 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 | OHAMIL |
| | | | | | | | | | | | | | | | Both |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | | | | | |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | | | | | | | | | |
| | | | | | | | BU15 | BU14 | BU13 | BU12 | BU11 | BU10 | BU9 | BU8 | |
| 2 | 0 | 0 | 0 | 0 | 1 | 0 | | Burst [| Digit 3# | | | Burst I | Digit 2# | , | |
| | | | | | | | BU7 | BU6 | BU5 | BU4 | BU3 | BU2 | BU1 | BU0 | |
| 3 | 0 | 0 | 0 | 0 | 1 | 1 | | Burst I | Digit 1# | | | Burst | Digit 0* | , | |
| | | | | | | | | A6 | A5 | A4 | A 3 | A2 | A1 | A0 | |
| 4 | 0 | 0 | 0 | 1 | 0 | 0 | | | Мо | ode | | Tı | rig Form | nat | |
| | | | | | | | ** | | | B4 | B 3 | B2 | B1 | В0 | |
| 5 | 0 | 0 | 0 | 1 | 0 | 1 | | | | | | Mode | | r | |
| | | | | | | | | | | | | PDS2 | PDS1 | PDS0 | |
| 6 | 0 | 0 | 0 | 1 | 1 | 0 | | | | | | | Mode | | |
| | | | | | | | | | | | | | | | |
| 7 | 0 | 0 | 0 | 1 | 1 | 1 | - | | Ι | 1 | | | | | |
| | | | | | | | FR7 | FR6 | FR5 | FR4 | FR3 | FR2 | FR1 | | |
| 8 | 0 | 0 | 1 | 0 | 0 | 0 | | Free | quency | DAC | B6- | -B0 | | | |
| | | | | | | | | | S3 | S2 | S1 | S0 | FR9 | FR8 | |
| 9 | 0 | 0 | 1 | 0 | 0 | 1 | | · | | Pres | caler | | Fred | DAC | |
| | | | | | | | | OR6 | OR5 | OR4 | OR3 | OR2 | OR1 | OR0 | |
| 10 | 0 | 0 | 1 | 0 | 1 | 0 | | | | Frequ | ency Ra | ange | | | * |
| 11-15 | 0 | 0 | 1 | х | x | x | | | | | | | | | CH1 ONLY |
| | | | | | | | WI11 | WI10 | WI9 | WI8 | DE11 | DE10 | DE9 | DE8 | |
| 16 | 0 | 1 | 0 | 0 | 0 | 0 | w | idth Co | ntrol MS | SD | D | elay Co | ntrol M | SD | |
| | | | | | | | DE7 | DE6 | DE5 | DE4 | DE3 | DE2 | DE1 | DE0 | |
| 17 | 0 | 1 | 0 | 0 | 0 | 1 | Del | ay Cont | rol Digi | t 2 | De | lay Con | trol Dig | it 1 | |
| | | | | | | | WI7 | WI6 | WI5 | WI4 | WI3 | WI2 | WI1 | WIO | |
| 18 | 0 | 1 | 0 | 0 | 1 | 0 | Wic | dth Con | trol Digi | it 2 | W | idth Co | ntrol Dig | jit 1 | 1 1 |
| | | | | | | | WIR5 | WIR4 | DER5 | DER4 | DER3 | DER2 | DER1 | DER0 | |
| 19 | 0 | 1 | 0 | 0 | 1 | 1 | Width | Range | | | Delay | Range | | | |
| T-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1 | | | | | | | C3 | C2 | C1 | C0 | WIR3 | WIR2 | WIR1 | WIR0 | 1 |
| 20 | 0 | 1 | 0 | 1 | 0 | 0 | | Fun | ction | | | Width | Range | | |
| | | | | | | | | | PDW4 | PDD4 | PDD3 | PDD2 | PDD1 | PDD0 | |
| 21 | 0 | 1 | 0 | 1 | 0 | 1 | | | WDL | | Dela | y Delay | Line | | 1 |
| | | | | | | | | | | | PDW3 | PDW2 | PDW1 | PDW0 | † |
| 22 | 0 | 1 | 0 | 1 | 1 | 0 | | | | | | Width [| Delay Li | ne | |
| | | | | | | | | | | | | | | | |
| 23 | 0 | 1 | 0 | 1 | 1 | 1 | | | | | | | | | |
| | | | | | | | | Int | AF3 | AF2 | TR0 | AT3 | | AT1 |]] |
| 24 | 0 | 1 | 1 | 0 | 0 | 0 | | Use | On/Off | 50Ω | Norm/ Comp | Amp | olitude F | Range | ↓ |

Table 5-11. Internal Bus Data Allocation (Continued)

| AD2 AD1 DS8 AMP9 | AD0 | CHANNE |
|---------------------|--|---|
| | | |
| | AMP8 | CH1 |
| | plitude | ONLY |
| OS2 OS1 | OS0 |]] |
| | | |
| MP2 AMP1 | 1 AMPO | |
| | | |
| E10 LE9 | LE8 | |
| ding Edge DA | AC | |
| TE2 TE1 | TE0 |] |
| | | 1 |
| E2 LE1 | LE0 | 1 1 |
| | | 1 |
| TR2 TR1 | TR0 | 1 |
| ınge | | 1 ↓ |
| | | CH 2 |
| | | ONLY |
| | | |
| | | |
| F10 DF9 | DE8 | |
| | | 1 1 |
| | | 1 |
| | | 1 1 |
| | - | |
| | | |
| | -, | |
| | DERO | |
| - | | |
| | | |
| | | |
| | PDD0 | |
| | | |
| | | 1 1 |
| Ith Delay Lir | ne |]] |
| | | |
| | | |
| AT3 AT2 | AT1 | |
| Amplitude F | Range |] |
| AMP9 | AMP8 |] |
| t Amp | plitude | 1 |
| | OS0 | 1 |
| | | 1 |
| MP2 AMP1 | 1 AMP0 | 1 |
| | | 1 L |
| | E10 LE9 ding Edge D TE2 TE1 LE2 LE1 TR2 TR1 ange DE10 DE9 ay Control M DE2 DE1 h Control Di DER2 DER1 DER2 DER1 Vidth Range DD2 PDD1 elay Line DW2 PDW2 dth Delay Li AT3 AT2 Amplitude AMP6 at Am DS2 OS1 | E10 LE9 LE8 ding Edge DAC TE2 TE1 TE0 LE2 LE1 LE0 TR2 TR1 TR0 ange DE10 DE9 DE8 ay Control MSD DE2 DE1 DE0 h Control Digit 1 WI2 WI1 WI0 n Control Digit 1 DER2 DER1 DER0 nge VIR2 WIR1 WIR0 VIR2 WIR1 WIR0 VIR2 WIR1 WIR0 DE10 PDD1 PDD0 elay Line DW2 PDW1 PDW0 dth Delay Line DW2 PDW1 PDW0 dth Delay Line AT3 AT2 AT1 Amplitude Range AMP9 AMP8 at Amplitude DS2 OS1 OS0 |

Table 5-11. Internal Bus Data Allocation (Continued)

| DATA SENDING | | | ADDR | ESS | | | DATA | | | | | CHANNEL | | | |
|-----------------|-----|-----|------|-----|-----|-----|------------------|------------------------------------|------|----------|--------|---------|-----|-----|-------------|
| SEQUENCE | AA5 | AA4 | AA3 | AA2 | AA1 | AA0 | AD7 | AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 | | | | | | | |
| | , | | | | | | TE11 | TE10 | TE9 | TE8 | LE11 | LE10 | LE9 | LE8 | CH2 ONLY |
| 60 | 1 | 1 | 1 | 1 | 0 | 0 | Т | Trailing Edge DAC Leading Edge DAC | | | | | | | |
| | | | | | | | TE7 | TE6 | AMP6 | TE4 | TE3 | TE2 | TE1 | TE0 | |
| 61 | 1 | 1 | 1 | 1 | 0 | 1 | | | Tra | iling Ed | ge DAC | | | |] |
| | | | | | | | LE7 | LE6 | LE5 | LE4 | LE3 | LE2 | LE1 | LE0 | |
| 62 | 1 | 1 | 1 | 1 | 1 | 0 | | Leading Edge DAC | | | | | | | |
| | | | | | | | | | TR5 | TR4 | TR3 | TR2 | TR1 | TR0 |] |
| 63 | 1 | 1 | 1 | 1 | 1 | 1 | Transition Range | | | | | | | | 1 ↓ |

- * Burst digits are computed by 10,000 burst count.
- ** Software Bit: 1 if Trig, Burst, or Time Interval Mode is selected.
- *** Used by Software to determine if 50Ω backmatch should be disconnected when the output is turned on.
- ‡ If Amplitude is <5V and upper level is >5V then AFO is set to 1 and offset is increased 100 × attenuation.
 - Example: If output amplitude is between 1V and 2V then \div 5 attenuation will be selected and offset will be increased by 20; i.e., $100 \times 1/5$.
- ‡‡ Width delay line.

Table 5-12. Control Bit Code Definition

A. MODE (Address 4, 5, 6)

| Mode | AG | A 5 | A 4 | А3 | В4 | В3 | B 2 | B1 | ВО | PDS2 | PDS1 | PDS0 |
|-------|----|------------|------------|----|----|----|------------|----|----|------|------|------|
| Cont | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| Trig | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| Gate | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| Burst | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| EW | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| ті | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | , 0 | 0 | 1 |

B. FUNCTION (Address 20, 52)

| Function | СЗ | C2 | C1 | CO |
|----------|----|----|----|----|
| Single | 0 | 1 | 1 | 0 |
| Double | 0 | 1 | 0 | 0 |
| Square | 0 | 0 | 1 | 1 |
| Inhibit | 1 | 1 | 1 | 1 |
| | | 1 | | |

C. TRIGGER FORMAT (Address 4)

| Format | A2 | A1 | A0 |
|---------|----|----|----|
| + Slope | 1 | 0 | 1 |
| - Slope | 0 | 1 | 1 |
| Man | 1 | 1 | 0 |

D. FREQUENCY PRESCALER (Address 9)

| Program Value | Range | ÷N | S3 | S2 | S1 | S0 |
|------------------|-------|------|----|----|----|----|
| 25-50 | MHz | ÷1 | 1 | 0 | 0 | 0 |
| 12.5 - 24.9 | Any | ÷2 | 0 | 1 | 0 | 1 |
| 10 - 12.4 | Any | +4 | 0 | 0 | 1 | 1 |
| 5 - 9.99 | Any | ÷5 | 0 | 0 | 1 | 0 |
| 2.5 - 2.49 | Any | ÷ 10 | 0 | 0 | 0 | 1 |

E. FREQUENCY RANGE (Address 10)

| ÷ 10 ^N | OR6 | OR5 | OR4 | OR3 | OR2 | OR1 | OR0 |
|-------------------|-----|-----|-----|-----|-----|-----|-----|
| N = 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 2 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 3 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 4 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 5 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 6 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

F. FREQUENCY DAC (Address 8, 9)

| FREQ | FR9 | FR8 | FR7 | FR6 | FR5 | FR4 | FR3 | FR2 | FR1 | COUNT |
|----------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|
| 25.0 MHz | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 50.0 MHz | 1 - | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 500 |

Table 5-12. Control Bit Code Definition (Continued)

G. OFFSET POLARITY (Address 25, 57)

| Polarity | Nos |
|----------|-----|
| + | 1 |
| 0 | 0 |
| _ | 0 |

H. OFFSET DAC (Address 25, 26, 57, 58)

| | OS9 | OS8 | OS7 | OS6 | OS5 | OS4 | OS3 | OS2 | OS1 | OS0 | AF2 |
|-----------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0.0V ↓ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 10.0V | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0.0V | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 20.0V | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |

I. AMPLITUDE DAC (Address 26, 27, 58, 59)

| | AMP 9 | AMP 8 | AMP7 | AMP6 | AMP 5 | AMP4 | AMP 3 | AMP 2 | AMP 1 | AMP 0 | DECIMAL VALUE |
|-----------------------|-------|-------|------|------|-------|------|-------|-------|-------|-------|---------------|
| Top of Range ↓ | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1000 |
| Bottom of 2:1 Range | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 500 |
| Bottom of 2.5:1 Range | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 400 |

J. AMPLITUDE RANGE (ATTENUATION) (Address 24, 56)

| | | ×10 | ×5 | ×2 | INT 50Ω |
|-----------|-------------|-------|-------|-------|---------|
| Amplitude | Attenuation | AT3 | AT2 | AT1 | AF2 |
| 8V - 20V | 1 | 0 | 1 | 0 | -1 |
| 5V - 10V | 1 | 0 | 1 | 0 | 0 |
| 2V - 5V | .5 | 0 | 1 | 1 | 0 |
| 1V - 2V | .2 | 0 | 0 | 0 | 0 |
| .4V – 1V | 0 | 0 | 1 | 0 | |
| .2V4V | .05 | 1 | 1 | 1 | 0 |
| .1V2V | .02 | 1 | 0 | 0 | 0 |
| .04V1V | .01 | 1 | 0 | 1 | 0 |
| | | High | Low | High | Low |
| | | True | True | True | True |
| | | Logic | Logic | Logic | Logic |

Table 5-12. Control Bit Code Definition (Continued)

J. TRANSITION RANGE (Address 31, 63)

| RANGE | TR5 | TR4 | TR3 | TR2 | TR1 | TR0 |
|----------------|-----|-----|-----|-----|-----|-----|
| 4 ns - 100 ns | 1 | 1 | 1 | 1 | 1 | 1 |
| 50 ns - 2.5 μs | 0 | 1 | 1 | 1 | 1 | 0 |
| 500 ns - 25 μs | 0 | 1 | 1 | 1 | 0 | 1 |
| 5 μs - 250 μs | 0 | 1 | 1 | 0 | 1 | 1 |
| 50 μs - 2.5 ms | 0 | 1 | 0 | 1 | 1 | 1 |
| 500 μs - 25 ms | 0 | 0 | 1 | 1 | 1 | 1 |

K. LEADING/TRAILING EDGE DACS * (Address 24, 29, 30, 60, 61, 62)

| PROGRAM VALUE | RATIO | TE11 | TE10 | TE9 | TE8 | TE7 | TE6 | TE5 | TE4 | TE3 | TE2 | TE1 | TE0 | Decimal Value |
|------------------|-------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|------------------|
| 5.00 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 4095 |
| 10.0 | 2 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2048 |
| 50.0 | 10 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 410 |
| 10.0 | 20 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 205 |
| 250 | 50 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 82 |

* NOTE: When complement is true, data for the leading and trailing edges are interchanged by the microprocessor.

L. DELAY RANGE (Address 19, 51)

| RANGE | DER5 | DER4 | DER3 | DER2 | DER1 | DER0 |
|----------------|------|------|------|------|------|------|
| 0 - 24 ns | 1 | 1 | 1 | 1 | 1 | 1 |
| 25 ns - 20 μs | 1 | 1 | 1 | 1 | 1 | 0 |
| 20 μs - 100 μs | 1 | 1 | 1 | 1 | 0 | 0 |
| 100 μs - 1 ms | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 ms - 10 ms | 1 | 1 | 0 | 0 | 0 | 0 |
| 10 ms - 100 ms | 1 | 0 | 0 | 0 | 0 | 0 |
| 100 ms - 1s | 0 | 0 | 0 | 0 | 0 | 0 |

M. DELAY DELAY LINE (Address 21, 53)

| RANGE | PDD4 | PDD3 | PDD2 | PDD1 | PDD0 |
|---------------|------|------|------|------|------|
| 0 - 24 ns | a | a | а | a | а |
| 25 ns - 20 μs | b - | b | b | b | b |
| All others | 0 | 0 | 0 | 0 | 0 |

16 ns 8 ns 4 ns 2 ns 1 ns

NOTES: a .The values assigned for PDD0 through PDD4 are the binary equivalent of a decimal number which is equal to the programmed delay and SWI (located on scratch pad RAM board). PDD0 is the LSB.

b. The values assigned for PDD0 through PDD4 are the binary equivalent of the decimal number equal to:

20× FRACTIONAL PART OF

Values for Delay, SW1, and SW2 are in ns.

Table 5-12. Control Bit Code Definition (Continued)

N. DELAY COUNTER (Address 16, 17, 48, 49)

| | | M | SD | | | DIG | IT 2 | | | LS | D | | DECIMAL |
|----------------|------|------|-----|-----|-----|-----|------|-----|-----|-----|-----|-----|---------|
| RANGE | DE11 | DE10 | DE9 | DE8 | DE7 | DE6 | DE5 | DE4 | DE3 | DE2 | DE1 | DE0 | VALUE |
| 20 μs - 100 μs | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 200 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 999 |
| 100 μs - 1 ns | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 100 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | . 0 | 1 | 1 | 0 | 0 | 1 | 999 |
| 1 ms - 10 ms | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 100 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 999 |
| 10 ms - 100 ms | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | О | 0 | 0 | 0 | 100 |
| ļ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 999 |
| 100 ms - 1S | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 100 |
| ţ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 999 |

NOTE: The value sent to the delay counter is a binary number representation of the integer value of $D_N = [Delay + SW - + SW2 - 26]/20$ where SW1 + SW2 and Delay are in ns. For channel 2, SW5 and SW6 should be substituted for SW1 and SW2 respectively.

O. WIDTH DELAY LINE (Address 22, 54)

| RANGE | PDW4 | PDW3 | PDW2 | PDW1 | PDW0 |
|---------------|------|------|------|------|------|
| 0 - 34 ns | а | а | а | а | а |
| 35 ns - 20 μs | b | b | b | b | b |
| All others | 0 | 0 | 0 | 0 | 0 |

NOTES:

a .The values assigned for PDD0 through PDW4 are the binary equivalent of the following number:

$$N_{\rm WDL} = W^*_{\rm Hardware} + SW_3 - 13 \, \rm ns$$

All values are in ns and SW_3 is located on the scratch pad RAM board.

b. The values assigned for PDD0 through PDW4 is the binary equivalent of the following number:

 $N_{WDL} = 20 \times FRACTIONAL PART OF:$

$$\left[\frac{W^*_{Hardware} + SW_3 + SW_4 - 41 \text{ ns}}{20 \text{ ns}} \right]$$

 W_{HARDWARE} , SW $_3+$ SW $_4$ are in ns.

*
$$W_{Hardware} = Width_{Programmed} + 0.625$$

[Lead Edge $_{Prog} - Trail Edge_{Prog}$]

Table 5-12. Control Bit Code Definition (Continued)

P. WIDTH COUNTER (Address 16, 18, 48,50)

| • | | MS | SD | | | DIG | IT 2 | | LSD | | | | DECIMAL |
|----------------|------|------|-----|-----|-----|-----|------|-----|-----|-----|-----|-------|---------|
| RANGE | WI11 | WI10 | WI9 | WI8 | WI7 | WI6 | WI5 | WI4 | WI3 | WI2 | WI1 | WIO . | . VALUE |
| 20 μs - 100 μs | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 200 |
| 1 | 1 | 0 | 0 | , 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 999 |
| 100 μs - 1 ms | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 100 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 999 |
| 1 ms - 10 ms | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 100 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 999 |
| 10 ms - 100 ms | 0 | . 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 100 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 999 |
| 100 ms - 1s | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 100 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 999 |

NOTES:a .The value sent to the width counter is:

 $W_N = INTEGER PART OF$:

$$\left[\begin{array}{c} W_{\text{Hardware}} + SW_3 + SW_4 - 41 \text{ ns} \\ \hline 20 \text{ ns} \end{array}\right]$$

For channel 2, SW_7 and SW_8 should be substituted for $SW_3 + SW_4$ respectively.

*
$$W_{Hardware} = Width_{Programmed} + 0.625$$
 [Lead Edge_ $Prog$ - Trail Edge_ $Prog$]

Q. WIDTH RANGE (Address 19, 20, 51, 52)

| RANGE | WIR5 | WIR4 | WIR3 | WIR2 | WIR1 | WIR0 |
|----------------|------|------|------|------|------|------|
| 0 - 34 ns | 1 | 1 | 1 | 1 | 1 | 1 |
| 35 ns - 20 μs | 1 | 1 | 1 | 1 | 1 | 0 |
| 20 μs - 100 μs | 1 | 1 | 1 | 1 | 0 | 0 |
| 100 μs - 1 ms | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 ms - 10 ms | 1 | 1 | 0 | 0 | 0 | 0 |
| 10 ms - 100 ms | 1 | 0 | 0 | 0 | 0 | 0 |
| 100 ms - 1s | 0 | 0 | 0 | 0 | 0 | 0 |

Table 5-12. Control Bit Code Definition (Continued)

R. BURST LENGTH (Address 2, 3)

| | | DIG | IT 4 | | | DIG | IT 3 | | DIGIT 2 | | | | DIGIT 1 | | | |
|----------------|----------|----------|----------|----------|----------|----------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| BURST COUNT | BU 15 | BU 14 | BU 13 | BU 12 | BU 11 | BU 10 | BU 9 | BU 8 | BU 7 | BU 6 | BU 5 | BU 4 | BU 3 | BU 2 | BU 1 | BU 0 |
| 0001 ↓ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0009 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0010 ↓ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0090 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0100 ↓ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0090 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1000 ↓ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 9000 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 9999 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 10,000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


Digit Value = 10,000 - Programmed Burst Count

Table 5-13. Pulse Generator Troubleshooting

| Symptom | Discussion | Probable Cause | Remedy |
|--|--|---|---|
| Frequency failure: No output at some frequencies. Frequency not monotonic. Inaccurate frequencies. | Check output in \(\textstyle \) continuous mode to bypass problems caused by the delay-width board. Test programming bits using Tables 5-11 and 5-12. | Defective clock board. Defective internal CMOS bus. Defective microprocessor board. | Replace defective clock board or microprocessor board. |
| Delay problems, single or double pulse functions. | Check delay-width board or internal CMOS bus. Check A4 on burst board is detective. Exchange boards from second channel, if available, to isolate defective. | Defective delay-width board. Defective internal CMOS bus. Defective microprocessor board. | Swap or replace delay-width board or microprocessor board. |
| Width problems, single or double pulse functions. | Check in J function with 4 ns leading and trailing edge transitions. Exchange boards from second channel, if available, to isolate defective board. | Defective delay-width board. Defective internal CMOS bus. Defective microprocessor board. | Swap or replace output amplifier or microprocessor board. |
| Transition time problems, leading edge or trailing edge. | Check in continuous \(\subseteq \) function. Exchange boards from second channel, if available, to isolate defective board. | Defective output amplifier board. Defective internal CMOS bus. Defective microprocessor board. | Swap or replace output amplifier or microprocessor board. |
| Output level problem, upper and lower level. | Terminate output into precision 50Ω . Check level with 4 ns transition time in continuous \square mode. | Defective output amplifier board. Defective internal CMOS bus. Defective microprocessor board. | Swap or replace output amplifier or microprocessor board. |
| No output in any mode or function. | Usually output amplifier failure. If upper level can be varied, it may indicate a loss of drive signal to the output amplifier. Loss of drive signal may be caused by defective delay-width or burst boards. | Defective output amplifier. Disconnected output connector. Defective delay-width board. Defective burst board. Defective internal CMOS bus. | Swap or replace output amplifier board, delay-width board, burst board, microprocessor board or check power supply. |
| Burst mode inoperative or incorrect count. | Check burst in \(\text{\subset} \) function, with leading edge and trailing edge at 4 ns. | Defective burst card. Defective internal CMOS bus. Defective microprocessor board. Defective clock board. | Replace burst board. Replace microprocessor board. Replace clock board. |
| Time interval mode inoperative or incorrect. | Check time interval with leading edge and trailing edge at 4 ns. | Defective burst board. Defective clock board. Defective microprocessor board. Defective internal CMOS bus. | Replace burst board. Replace microprocessor board. |

 Table 5-13.
 Pulse Generator Troubleshooting (Continued)

| Symptom | Discussion | Probable Cause | Remedy |
|--|---|--|---|
| Mode or modes inoperative. | Exchange burst board which contains most of the mode logic. Depending on the particular mode, almost any board may be involved. | Defective burst board. Defective microprocessor board. Defective internal CMOS bus. | Replace delay-width board. Replace microprocessor board. |
| Function or functions inoperative. | Exchange delay-width board from second channel, if available, to isolate defective board. | Defective delay-width board. Defective microprocessor board. Defective internal CMOS bus. | Replace burst board. Replace microprocessor board. |
| Trigger input inoperative. | Check trigger level control (should be centered). Check coax connections to burst board are connected properly. | Defective burst board. Defective microprocessor. Defective internal CMOS bus. | Replace burst board. Replace microprocessor board. |
| Trigger format inoperative. | Check input trigger level (within specifications). Note: FL and Fereverse phase between trigger input and output; not between sync and output. | Defective burst board. Defective microprocessor board. Defective internal CMOS bus. | Swap or replace output amplifier board. Replace microprocessor board. |
| Normal/complement output in- operative. | Exchange outplut amplifier board with second channel, if availabe, to isolate defective board. | Defective output amplifier board. Defective microprocessor board. Defective internal CMOS bus. | Swap or replace output amplifier board. Replace microprocessor. |
| Output on/off inoperative. | Exchange output amplifier board with second channel, if available to isolate defective board. | Defective output amplifier board. Defective microprocessor board. Defective internal CMOS bus. | Replace burst board. Replace microprocessor board. |
| Sync output inoperative. | Check sync output connector from board for a firm connection. | Defective burst board. Defective microprocessor board. Defective internal CMOS bus. | Replace burst board. Replace clock board. Replace microprocessor board. |
| Clock output inoperative. | Check clock output connector from burst board for a firm connection. | Defective burst board. Defective microprocessor board. Defective internal CMOS bus. | Replace burst board. Replace microprocessor board. |



SECTION 6 CALIBRATION

6.1 FACTORY REPAIR

Wavetek maintains a Customer Service department for those customers not possessing the necessary personnel or test equipment to maintain their instrument. If an instrument is returned to Wavetek for repair or calibration, a detailed description of the specific problem should be attached to minimize turnaround time.

6.2 CALIBRATION

The following calibration procedure is used to totally align the 859 or used to calibrate individual boards. Individual procedures would be used in the case of a circuit board replacement, reapri or for out-of-spec operation of a particular board.

The completion of these calibration procedures returns the instrument to correct calibration. All limits and tolerances given in these procedures are calibration guides and should not be interpreted as instrument specifications. Instrument specifications are given in section 1 of this manual.

Periodic calibration of all boards is needed because of component aging, which depends on instrument on-time and environment. Usze six months as an initial calibration period. If possible keep records of the parameter values, see Tables 2-5, 2-6 and 2-7 and increase the time between calibrations if the records indicate.

The boards are shown in Figure 6-1 with a listing and location of individual board assemblies. For access to the board assemblies remove the four screws securing the top cover and lift the cover off the instrument.

CAUTION

Interchanging of "identical" boards throws the instrument out of alignment. Recalibration will be required.

Extender boards are available from Wavetek for use in calibration and repair of the 859. While the majority of boards may be calibrated without extender boards, it is recommended that the delay-and-width and output amplifier boards be calibrated on extender boards and that extender boards be used for access to mother board test points. Part number for the extender boards are

listed in paragraph 6.3, Recommended Test Equipment and Accessories.

The calibration procedures included in this section are:

| Procedure | Paragraph |
|--------------------------------|-----------|
| Low Amp (Current) Power Supply | 6.4 |
| Hi Amp (Current) Power Supply | 6.5 |
| Display Logic | 6.6 |
| Clock Oscillator | 6.7 |
| Delay and Width | 6.8 |
| Output Amplifier | 6.9 |

Table 2-5 provides a performance test procedure for verifying the calibration accuracy. Tables 2-6 and 2-7 can be duplicated and used as records for the performance test procedure.

The air inlet for the instrument cooling fan contains a filtering screen that must be cleaned periodically. To clean, remove the screen retainer and screen (at the rear of the instrument). Vacuum or wash and dry the screen as necessary.

6.3 RECOMMENDED TEST EQUIPMENT AND ACCESSORIES

The following test equipment and accessories are recommended for calibration of the 859:

| Oscilloscope, Main Frame | e Tektronix 7900 Series |
|---------------------------|-------------------------|
| Sampling Plug-in for Scop | pe Tektronix 7S14 |
| Digital Voltmeter | Fluke 8502A |
| Counter | Hewlett-Packard 5370A |
| Time Interval Probes | Hewlett-Packard 5363B |
| Coax Cables | Tektronix 012-0057-01 |
| 50Ω Terminator | Narda 376 BNM 50Ω 40W |
| Oscilloscope | Tektronix 475 |
| Oscilloscope Probes | Tektronix P6106 |
| 50°C Test Environment E | xtender Boards: |
| , A | Wavetek 1100-00-0692 |
| <u>,</u> B | Wavetek 1100-00-0799 |
| | |

6.4 LOW AMP (CURRENT) POWER SUPPLY

C

The low current power supply contains all the test points and adjustments for +15V, -15V, isolated +5V and the floating supplies for channels 1 and 2: floating +15V, -15V and +35V.

Wavetek 1100-00-0517

NOTE

Before verifying, adjusting or attempting any calibration procedure or fault isolation, the power supplies, the voltage card and fuse should be checked; see paragraph 2.2.1

Refer to table 6-1 for the low amp (current) power supply calibration procedure. All test points and adjustments are located on the circuit board. Test points and adjustments are on the top edge of the board and clearly labeled.

6.5 HIGH AMP (CURRENT) POWER SUPPLY

The high current power supply contains the adjustments for the +5V and -2V supplies and circuitry for the -5.2 supply.

The test points for the +5V logic supply are located on the mother board at J2 (microprocessor board connector). Test points for -2V and -5.2V supplies are located on the mother board at J6 (triggered burst counter board connector). Use extender boards for best access to these test points.

NOTE

Before verifying, adjusting or attempting any calibration procedure or fault isolation, the power supplies, the voltage card and fuse should be checked; see paragraph 2.2.1.

Refer to table 6-2 for the high current power supply calibration procedure. Test points and adjustments are shown in figures 6-2 and 6-3.

6.6 DISPLAY LOGIC

R5 is adjusted for the loudest beep while repeatedly pressing any front panel key. Refer to table 6-3 for calibration procedure. R5 is clearly visible on the upper edge of the board.

6.7 CLOCK OSCILLATOR

The clock oscillator controls the internal repetition rate of the 859. All calibration adjustments and test points are located on the clock oscillator board.

Refer to table 6-4 for the calibration procedure. Test points are clearly marked on the top edge of the board. Access to adjustable components is through holes in their shielding; the access holes are labeled at the top edge of the board.

6-8. TRIGGER AND BURST COUNTER

The Trigger and Burst Counter board contains the circuitry for the sync and clock outputs. All calibration adjustments are located on the trigger and burst counter board.

Refer to table 6-5 for calibration procedure and figure 6-6 for adjustment locations.

6.9 DELAY AND WIDTH

Delay and width test points adjustments are located on the piggyback portion of the delay-and-width board and on the scratch-pad RAM board. If the 859 has the optional second channel, there will be two delay and width boards. The test points and adjustments are visible and accessible when the boards are in their normal position.

The delay-and-width board requires two calibaration adjustments at 50°C. If a 50°C environment is unavailable, a simpler procedure may be used. Place test cover, with two holes to allow access to R63 and R68, on the instrument and allow the instrument to warm up for an hour. After the warmup period, the adjustments are made. This procedure compensates for a 15°C internal temperature rise. When calibrated in a 50°C environment, the compensation is for a 25°C internal temperature rise.

Refer to table 6-6 for the calibration procedure.

6.10 OUTPUT AMPLIFIER

The output amplifier contains circuitry controlling output levels and transitions times. All test points and calibration adjustments are located on the output amplifier board. An extender is required for adjustment access. If the 859 has the optional second channel, there will be two output amplifier boards to calibrate.

The output levels are calibrated for a 50Ω precision load. If a precision 50Ω load is unavailable for calibration, use the following procedures to determine voltages that should be measured when calibrating.

Measure the resistance of the external load (R) and key into the 859 the voltage required in the calibration procedure ($V_{procedure}$). Calibrate the 859 for this voltage at the load:

Voltage at Load =
$$V_{procedure} \left(\frac{2R}{50 + R} \right)$$





Figure 6-2. Mother Board Connectors



For example, table 6-7, step 24, asks for 10V into a precision 5Ω load and 10V would be keyed into the 859. Say that the load used was actually 45Ω , then R76 (ref: step 24) would be adjusted until the channel output was not 10V, but

Voltage at Load = 10V
$$\left(\frac{2[45]}{50 + 45} \right) = 9.47V$$

Refer to table 6-7 for the output amplifier calibration procedure. Test points and adjustments are shown in figure 6-7.

Table 6-1. Low Amp (Current) Power Supply Calibration

| Step | Check | Tester | Cal Point | Program | Adjust | Desired Results | Remarks |
|------|-------------------------------|------------------|----------------------------|---|--------|--------------------|---|
| 1 | Channel 1 F ⁻¹⁵ | DVM (dc mode) | TP13 (F ground) TP3 | Power: On (initial power-up settings) | R21 | - 15 ± 0.05 Vdc | All test points and adjust- ments are loacted on the amp power supply board |
| 2 | Channel 1 F ₊₁₅ | | TP13, TP1 | | R20 | + 15 ± 0.05 Vdc | |
| 3 | Channel 1 F+35 | | TP13, TP12 | | R53 | +35 ±.1 Vdc | |
| 4 | Channel 2 F-15 | | TP15 (F ground), TP6 | - | R25 | - 15 ± .05 Vdc | |
| 5 | Channel 2 F+15 | | TP15, TP4 | | R24 | + 15 ± .05 Vdc | |
| 6 | Channel 2 F+35 | | TP15, TP14 | | R54 | +35 ±.1 Vdc | |
| 7 | + 15 | · | TP8, TP7 | · | R37 | + 15 ± .05 Vdc | |
| 8 | – 15V | | TP8, TP9 | | None | - 15 ± .1 Vdc | Verify |
| 9 | ISO + 5V | | TP11, TP10 | | | +5 ± .2Vdc | |

Table 6-2. High Amp (Current) Power Supply Calibration

| Step | Check | Tester | Cal Point | Program | Adjust | Desired Results | Remarks |
|------|--------|------------------|--------------------------------|--|--------|--------------------|--|
| 1 | + 5V | DVM (dc mode) | J2-A1 (ground), J2-A50 | Power: On (Initial power up settings). | R11 | +5 ±.05 Vdc | All test points are located on the mother board and accessible on the extender board. Adjustments are located on the hi amp power supply board |
| 2 | - 2V | | J6-A35 (ground), J6-A43. | | R31 | -2 ±.05 Vdc | |
| 3 | - 5.2V | | J6-A35, J6-A41 | | None | -5.2 ± .2 Vdc | Verify |

Table 6-3. Display Calibration

| Step | Check | Tester | Cal Point | Program | Adjust | Desired Results | Remarks |
|------|---|--------|-----------|---|--------|--------------------|---|
| 1 | Keyboard Beeper Frequency Adjust | | | Repeatedly press any key on front panel | R5 | Loud beep | Adjust for loudest beep while repeatedly pressing front panel key |

Table 6-4. Clock Oscillator Calibration

| Step | Check | Tester | Cal Point | Program | Adjust | Desired Results | Remarks |
|------|----------------------|--|--|--|--------|--|---|
| 1 | Offset Adjust | DVM (dc mode) | DVM high input to TP-2, low input to TP3 | MODE: B0 FUNC: C2 LE: U4E-9 TE: V4E-9 UL: A.5 LL: D – .5 NORM/COMP: O0 OUTPUT: P1 FREQ: F25E6 | R39 | 0 ±.005 Vdc | Remove cover to shielded circuit. Move jumper from E1 and E2 to between E2 and E3 |
| 2 | | | | 7 TEQ. 1 2020 | | | Move Jumpers: From E2 and E3 to between E1 and E2 |
| 3 | – 4.5V | | DVM high input to TP-5 | | R42 | - 4.5 ±.01 Vdc | |
| 4 | 25 MHz Symmetry | Scope (5 ns/div) | DVM high input to TP-6 | | R24 | Symmetrical Output. 20 ± .2ns on each ½ cycle (25 MHz ± 250 kHz) | Connect Scope probes to TP6 and circuit ground. |
| 5 | First Pulse Width | Scope (figure 6-4). External | CH 1 OUT | MODE: B2 (gate) TRIG FORMT:K0 | R15 | 1st pulse period same as other pulses. Minimum delay between CH 1 and sync | Externally trigger at 5 MHz rate. |
| 6 | 25 MHz Frequency | Time Interval Probes and Counter (figure 6-5) | | MODE: B0 | R11 | 25 ± .05 MHz | |
| 7 | 50 MHz Frequency | | | FREQ: F50E6 | R37 | 50 ± .05 MHz | Repeat steps 6 and 7, if necessary. Replace cover and proceed |




Figure 6-4. Model 859 / Oscilloscope Calibration Setup




Figure 6-5. Model 859/Time Interval Probes and Counter Calibration Setup

Table 6-5. Trigger and Burst Counter Calibration

| Step | Check | Tester | Cal Point | Program | Adjust | Desired Results | Remarks |
|------|-------------------------|------------------------------|---|---|--------|---|---|
| 1 | Sync Drive | Scope | SYNC OUT (50Ω load) | MODE: B0 | R64 | Symmetrical Output 10 ±.1 ns on each ½ cycle | Set scope for 5 ns/div sweep |
| 2 | Clock Drive | | CLOCK OUT (50Ω load) | | R16 | | |
| 3 | Manual Sync Drive | Scope, External Signal | SYNC OUT (50Ω load) FREQ: 25E6 | MODE: B2 TRIG FORMT: K0 Center TRIGGER LEVEL Control (rear panel) | R60 | Symmetrical Output. 10 ± .2 ns on each ½ cycle | Trigger input from signal source: ±4V peak, triangle at 50 MHz rate. Set scope for 20 ns/div sweep. Center 859 trigger level control (on rear panel). |





Figure 6-6. Trigger and Burst Counter Calibration

Table 6-6. Delay and Width Channel 1 (and 2) Calibration

| Step | Check | Tester | Cal Point | Program | Adjust | Desired Results | Remarks |
|------|---------------------------------------|--|---------------------------|---|--|---|--|
| 1 | 16 ns Delay | Scope or time Interval Probes and Counter (figure 6-4 or 6.5) | | Scratch Pad RAM Bd: Set the 8 switches to 0. MODE: B0 FUNC: C0 FREQ: F10E6 UL: A.5 LL: D – .5 NORM/COMP: O0 OFF/ON: P1 LE: U4E-9 TE: V4E-9 DELAY: L15E-9 then 16E-9 | C2 | 1 ns change as delay is varied from 15 ns to 16 ns | Adjust C2 for 1 ns change as delay is increases 1 ns |
| 2 | 28 ns Width | | | Delay: L0 Width: N28E-9 then 29E-9 | C23 | 1 ns change as width is varied from 28 ns to 29 ns | Adjust C23 for 1 ns change as width is increased 1 ns |
| 3 | 0 ns Delay Compen- sation | | | DELAY: L0 | Scratch Pad SW 1 for CH 1 (SW 5 for CH 2) | Lowest delay setting between SYNC OUT and CH 1 OUT (CH 2 OUT) (Less then 2 ns) | After each change in switch position, reprogram DELAY: 0 and Exec. Select the switch position with minimum delay between channel and Sync Outputs. |
| 4 | 10 ns Width Compen- sation | | | WIDTH: N10E-9 | Scratch Pad SW 3 for CH 1. SW 7 for CH 2) | 10 ±.5 ns width | Measure between 50% point of leading edge and trailing edge. After each change in switch position, reprogram WIDTH: N10E-9 EXEC. |
| 5 | Delay Counter Compen- | | | DELAY: L24E-9 then 25E-9 | Scratch Pad SW 2 for CH 1 (SW 6 for CH 2) | 1±.5 ns delay increase | Adjust switch for 1 ns increase in delay, with respect to SYNC OUT, as delay is increased 1 ns. After each change in switch position, reprogram DELAY: 24E-9 Exec. then DELAY 25E-9 Exec. |
| 6 | Width Counter Compen- sation | | | WIDTH: N34E-9 then 35E-9 DELAY: L0 | Scratch Pad SW 4 for CH 1 (SW 8 for CH 2) | 1±.5 ns width increase | Adjust switch for 1 ns increase in width, measured at 50% point of leading edge to trailing edge, as width is increased 1 ns. After each switch position change, reprogram WIDTH: 34-9 and Exec then 35E-9 and Exec. |
| 7 | 25°C Zero Balance | DVM (dc mode) | Circuit ground, TP1 | FREQ: F4E2 DELAY: L999E-6 WIDTH: N999E-6 | R56 | 0 ± .05 Vdc | |
| 8 | 4V Width | | Circuit ground, TP2 | | R59 | +4 Vdc ±.1V | |

Table 6-6. Delay and Width Channel 1 (and 2) Calibration (Continued)

| Step | Check | Tester | Cal Point | Program | Adjust | Desired Results | Remarks |
|------|-------------|---|---------------------------|---------|--------|--------------------|--|
| 9 | 4V Delay | | Circuit ground, TP3 | | R67 | +4 ±.1 Vdc | |
| 10 | Delay | Time Interval Probes and Counter (figure 6-5) | CH1 OUT (CH 2 OUT) | | С3 | 999 ± 1μs | Delay at channel output with respect to SYNC OUT |
| 11 | Width | | | | C22 | 999 ± 1μs | Pulse width measured at 50% points between leading edge and trailing edge |
| 12 | 50°C Width | | | | R63 | 999 ± 1μs | Place 859 in 50°C environment allow 1 hour warm-up. Pulse width measured at 50% points between leading edge and trailing edge. See paragraph 6.9 for alternate method. |
| 13 | 50°C Delay | | | ÷ | R68 | 999 ± 1μs | Place 859 in a 50°C environment allow 1 hour warm-up. Pulse delay measured at channel output relative to SYNC OUT. See paragraph 6.9 for alternate method. |
| 14 | | | | | | | Repeat steps 1 through 13 for second channel if applicable. |






Figure 6-7. Output Amplifier Calibration

Table 6-7. Power Amplifier Channel 1 (and 2) Calibration


| Step | Check | Tester | Cal Point | Program | Adjust | Desired Results | Remarks |
|------|------------------------------------|--|-----------|--|--------|--|--|
| 1 | Upper Level step | Scope | CH OUT | MODE: B0 FUNC: C2 FREQ: F5E6 UL: A0 LL: D – 10 LE: U4E-9 TE: V50E-9 OFF/ON: P1 NORM/COMP: O0 | R132 | Minimum step at corner of upper level and trailing edge | Adjust to minimize step without affecting upper level |
| 2 | Lower Level step | | | LE: U50E-9 TE: V4E-9 | R113 | Minimum step at corner at lower level and leading edge | Adjust to minimize step without affecting the lower level |
| 3 | Trailing Edge | Time Interval Counter and (figure 6-5) | | LE: U5E-6 TE: V5E-6 FREQ: F5E2 | R14 | 5 ±.01μs | Set time interval counter trigger levels. Start probe A: -1.00V negative going pulse Stop probe A: -9.00V negative going pulse |
| 4 | Leading Edge | | | | R35 | Set time interval | Start probe A: -9.00V positive going pluse, Stop probe A: -1.00V positive going pulse. |
| 5 | Leading Edge Zero | | | LE: U500E-6 TE: V5E-6 | R38 | 500 ± 1μs | |
| 6 | Trailing Edge zero | | | LE: U5E-6 TE: V500E-6 | R16 | | Set time interval counter trigger levels. Start probe A: 1 - 100V negative going pulse, Stop probe A: -9.00V negative going pulse. Repeat steps 3 through 6 as necessary |
| 7 | 50 ns Range | | | LE: U250E-9 TE: V250E-9 | C80 | 250 + 1ns | Set time interval counter trigger level. Stop probe A: -1.00V positive going pulse, Start probe A: -9.00V positive going pulse |
| 8 | Trailing Edge | | | LE: U49.9E-9 TE: V49.9E-9 | R20 | 49.9 ±.1ns | |
| 9 | Leading Edge | | | | R43 | | |
| 10 | Leading Edge Comp- sation | DVM (dc mode) (figure 6-8) | | LE: U49.9E-9 TE: V49.9E-9 MODE: B4 NORM/COMP:O1 | | Measure output level | Read instructions for steps 10 and 11 com- pletely before making any adjustments. |

Table 6-7. Power Amplifier Channel 1 (and 2) Calibration (Continued)

| Step | Check | Tester | Cal Point | Program | Adjust | Desired Results | Remarks |
|------|-------------------------------------|------------------|---|---|--------|--|---|
| 11 | | | | LE: U4E-9 | R46 | Set R46 equal to measured output of step 10 ± 10 mV. | |
| 12 | Trailing Edge Comp- sation | | | LE: U49.9E-9 TE: V49.9E-9 MODE: B4 NORM/COMP: O0 | | Measure output level | Read instructions for steps 12 and 13 completely before making any adjustments. |
| 13 | | • | | TE: V4E-9 | R25 | Set R25 to equal measured output of step 12 ± 10 mV | |
| 14 | Offset Balance | · | F. ground and TP6 | UL: A0 LL: D – 10 TRIG FORMT: K2 NORM/COMP: O1 LE: U4E-9 TE: V4E-9 | R84 | 0 ±1 mVdc | 1. Adjust R84 for a positive voltage, approximately + 10 mV 2. Adjust R84 until voltage at TP6 reaches 0V ± 1 mV. NOTE: It is important to stop rotating R84 at zero volts. Further rotation results in improper calibration |
| 15 | Negative Offset Zero | DVM (dc mode) | TP9 (ground) and TP10 | UL: A – .1 | R95 | 0 ±1 mV | |
| 16 | Positive Offset Zero | | TP7 (ground) and TP8 | UL: A.1 | R79 | 0 ±1 mV | |
| 17 | Output Zero | | CH OUT | UL: A0 LL: D – 10 | R239 | 0 ± 10 mV | CH OUT terminated into 42 in. of RG58 coax with a 50Ω load |
| 18 | Negative Offset | | | UL: A – 9.9 LL: D – 10 | R87 | -9.90 ± .01V | a son road |
| 19 | Positive Offset | | | UL: A10 LL: D0 | R76 | +10V ±10 mV | See paragraph 6.10 for load inaccuracy compensation. |
| 20 | Amplitude | | | UL: A10 LL: D0 NORM/COMP: O0 | R54 | 0V ±10 mV | |
| 21 | Amplitude Compensa- tion | | | UL: A10 LL: D5.01 NORM/COMP:O1 | R240 | 10 ± .01V | |
| 22 | F supply | DVM (dc mode) | DVM low to top of R218. DVM high to F (ground) | UL: A10 LL: D0 | R74 | - 10V ± .01V | Disconnect all cables from 859 before making this adjustment. |

Table 6-7. Power Amplifier Channel 1 (and 2) Calibration (Continued)

| Step | Check | Tester | Cal Point | Program | Adjust | Desired Results | Remarks |
|------|-------------------|-----------------------------------|-----------|---|--------|---|---|
| 23 | Fast Peaking | Sampling Scope (figure 6-4) | СН ОПТ | FREQ: F12E6 LE: U4E-9 TE: V4E-9 UL: A0 LL: D-10 MODE: B0 | R175 | Best waveform quality without causing leading or trailing edges to be greater then 4.8 ns | |
| 24 | Slow Peaking | | | | R198 | | |
| 25 | Bandwidth | | | | R177 | | |
| 26 | Second Channel | | | | | | For Second Channel: Repeat steps 1 through 25 |



^{*}DVM READINGS MUST BE COMPENSATED FOR LOAD INACCURACIES (REF: PARAGRAPH 6.10)

Figure 6-8. Model 859/DVM Calibration Setup

SECTION PARTS AND SCHEMATICS

7.1 DRAWINGS

The following assembly drawings (with parts lists) and schematics are in the arrangement shown below.

7.2 ADDENDA

Under Wavetek's product improvement program, the latest electronic designs and circuits are incorporated into each Wavetek instrument as quickly as development and testing permit. Because of the time needed to compose and print instruction manuals, it is not always possible to include the most recent changes in the initial printing. Whenever this occurs, addendum pages are prepared to sumarize the changes made

and are inserted immediately inside the rear cover. If no such pages exist, the manual is correct as printed.

7.3 ORDERING PARTS


When ordering spare parts, please specify part number, circuit reference, board, serial number of unit, and, if applicable, the function performed.


NOTE


An assembly drawing number is not necessarily the assembly part number. However, the assembly parts list number is the assembly part number.


| DRAWING | DRAWING NUMBER |
|---|--|
| Instrument Schematic | 0004-00-0147 |
| Chassis Assembly | 0102-00-0670 |
| Chassis Parts Lists | 1101-00-0670 |
| Display Logic Schematic Display Logic Assembly Display Logic Parts List | 0103-00-0690 1100-00-0690 1100-00-0690 |
| Front Panel Assembly Front Panel Parts List | 0102-00-0671 1101-00-0671 |
| Rear Panel Assembly | 0102-00-0672 |
| Rear Panel Parts List | 1101-00-0672 |
| Mother Board Schematic | 0103-00-0702 |
| Mother Board Assembly | 1100-00-0702 |
| Mother Board Parts List | 1100-00-0702 |
| Hi Amp (Current) Power Supply Schematic | 0103-00-0701 |
| Hi Amp (Current) Power Supply Assembly | 1100-00-0701 |
| Hi Amp (Current) Power Supply Assembly | 0101-00-0701 |
| Hi Amp (Current) Power Supply Parts List | 1100-00-0701 |
| Low Amp (Current) Power Supply Schematic | 0103-00-0700 |
| Low Amp (Current) Power Supply Assembly | 1100-00-0700 |
| Low Amp (Current) Power Supply Parts List | 1100-00-0700 |


| DRAWING | DRAWING NUMBER |
|--------------------------------------|----------------|
| Output Amplifier Schematic | 0103-00-0698 |
| Output Amplifier Assembly | 1100-00-0698 |
| Output Amplifier Board Assembly | 0101-00-0698 |
| Output Amplifier Parts List | 1100-00-0698 |
| Piggyback Module Assembly | 1208-00-1133 |
| Piggyback Module Parts List | 1208-00-1133 |
| Clock Oscillator Schematic | 0103-00-0693 |
| Clock Oscillator Assembly | 1100-00-0693 |
| Clock Oscillator Parts List | 1100-00-0693 |
| Trigger and Burst Counter Schematic | 0103-00-0687 |
| Trigger and Burst Counter Assembly | 1100-00-0687 |
| Trigger and Burst Counter Parts List | 1100-00-0687 |
| Delay and Width Schematic | 0103-00-0694 |
| Delay and Width Assembly | 1100-00-0694 |
| Delay and Width Parts List | 1100-00-0694 |
| Delay and Width Piggyback Assembly | 1208-00-0697 |
| Delay and Width Piggyback Parts List | 1208-00-0697 |
| Scratch Pad RAM Schematic | 0103-00-0688 |
| Scratch Pad RAM Assembly | 1100-00-0688 |
| Scratch Pad RAM Parts List | 1100-00-0688 |
| Microprocessor Schematic | 0103-00-1317 |
| Microprocessor Assembly | 1100-00-1317 |
| Microprocessor Parts List | 1100-00-1317 |
| GPIB Interface Schematic | 0103-00-0685 |
| GPIB Interface Assembly | 1100-00-0685 |
| GPIB Interface Parts List | 1100-00-0685 |
| GPIB Address Assembly | 0101-00-0730 |
| GPIB Address Parts List | 1208-00-0730 |

















,


THIS DOCUMENT CONTAINS PROPRIETARY INFOR-MATION AND DESIGN RIGHTS BELONGING TO MAYETEK AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, OPERATION, AND





| REMOVE ALL BURRS AND BREAK SHARP EDGES | DRAWN | DATE | WAVETEK SAN DIEGO + CALIFORN | | |
|---|--|----------|------------------------------|----------------|---------|
| MATERIAL | PROJENGR | | TITLE | SAN DIEGO - CA | (IFOMM) |
| | RELEASE APPROV | <u> </u> | DISPLAY LOGIC | | |
| FINISH WAVETEK PROCESS | TOLERANCE UNI OTHERWISE SPEC XXX · 010 ANI XX · 030 | | | | |
| | DO NOT SCALE | DWG | MODEL NO | DWG NO | REV |
| | SCALE | | 859 | 1100-00-0690 | E |
| | | | CODE 23338 | SHEET 1 OF | - 1 |

























THIS DOCUMENT CONTAINS PROPRIETARY INFOR-MATION AND DESIGN RIGHTS BELONGING TO WAVETEK AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION. MOTHER BOARD ASSEMBLY REV 0100-00-0702-2F WAVETEK® D/D1700-00-0702 20 |:/:/:**]:1:1:1:** SHORTING PLUG INSTALLATION (P1 THRU P4) 1 Channel 2 Channels P• ····· 99999999999 119 REMOVE ALL BURRS AND BREAK SHARP EDGES WAVETEK SAN DIEGO • CALIFOR J . DIG GND TOLERANCE UNLESS OTHERWISE SPECIFIED XXX · 010 ANGLES · 1 XX · 030 MOTHER BOARD J42 0 INISH NAVETEK PROCESS DO NOT SCALE DWG 859 1100-00-0702 SHEET 1 OF 1 23338























































7 2 8 6 5 3 REV ECN BY DATE APP THIS DOCUMENT CONTAINS PROPRIETARY INFOR-MATION AND DESIGN RIGHTS BELONGING TO WAVETEK AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION. D D QTY/PT PART DESCRIPTION ORIG-MFGR-PART-NO ORIG-MFGR-PART-NO WAVETEK NO. REFERENCE DESIGNATORS WAVETEK NO. REFERENCE DESIGNATORS PART DESCRIPTION MFGR MFGR WAVETEK NO. GTY/PT REFERENCE DESIGNATORS PART DESCRIPTION ORIG-MFGR-PART-NO 1800-00-0017 ASSY DRWG, DUTPUT AMP 0101-00-0698 WVTK 0101-00-0698 R109 R112 R115 R119 R121 R124 R125 R128 R130 R178 R183 R185 RES, CAR, 1/8W. 5%, 51 RCR05510JS 4700-05-0510 DALE 1800-00-0018 CHOKE, 68 MICRO HENRY IR-2 L1 L2 L3 L4 SCHEMATIC OUTPUT AMP WVTK 0103-00-0698 0103-00-0698 NONE SKT. IC. 16PIN 16-DIP CINCH 2100-03-0022 WYTK 1204-00-0038 L6 L8 COIL, 34 MICROH 859-0038 R164 RES. CAR. 1/8W, 5%, 100 RCR05101JS 4700-05-1000 SKT, IC, 24PIN DILB-24P-108 BURNE 2100-03-0029 NONE WVTK 1208-00-1133 NONE PCA, MODULE, PIGGY 859-1133 R114 R131 RES, MF, 1/8W, 5%, 1K CR16 1/8W 1K MEPCO 4700-05-1001 BACK, (MEM511) 3 POS HEADER 87348-3 2100-03-0036 R157 R162 R163 R170 RES. CAR. 1/8W. 5%. 100K CR16 1/8W 100H MEPCO 4700-05-1003 HEATSINK, OUTPUT AMPL 859-9581 MUTK 1400-00-9581 2100-03-0042 P10 P11 P12 P13 P14 HOUSING, CONN 3-POS 87499-5 R243 R244 R245 R246 RES, CAR, 1/8W, 5%, 20 RCR05-200JS 4700-05-2009 NONE BUSS BAR STANDOFF 2110-001 ARTWR 2100-05-0024 | 14 SPACER NONE 859-1271 WVTK 1400-01-1271 R151 R152 R153 R154 R155 RES, CAR, 1/8W, 5%, 22M RCR05226JS 4700-05-2205 2100-05-0030 | 15 87667-2 C5A C93 CAP, CER, 5PE, 1KV DD-050 CRL 1500-00-5011 RCR05271JS R111 R120 R129 RES, CAR, 1/8W, 5%, 270 4700-05-2700 J3 J4 HEADER, 14 PIN, 2X7 CA-D14RSP100-230-090 2100-05-0053 C77 C79 CAP, CER, 10PF, 1KV DD-100 CRL 1500-01-0011 R134 RES, CAR, 1/8W, 5%, 390 RCR05391JS 4700-05-3900 2100-07-0011 .19 27-848 AMPH C66 C70 CAP, CER, 100PF, 1KV DD-101 CRL 1500-01-0111 R105 R106 R139 RES. CAR. 1/8W. 5%, 470 RCR05471JS 4700-05-4700 STANDOFF, MALE/FEMALE . 187 H. . 250 HEX, 4-40 NONE 1425-M12-F05A-440 UNICP 2800-02-0030 C114 C88 CAP, CER, . 001MF, 1KV DD-102 CRL 1500-01-0211 R104 R107 R176 R186 RES, CAR, 1/8W, 5%, 4. 7K RCR05472JS 4700-05-4701 CAP, CER, MN, . 01MF, 50V GE50-1037A MURAT 1500-01-0310 PC BD EJECTOR 2800-07-0011 R188 R189 RES. C. 1/2W. 5%. 620 RC20GF621 4700-25-6200 103 ORANGE CALMK NONE CAC03Z5U104Z050A CORNG 1500-01-0405 63 C1 C100 C101 C105 C106 C107 CAP, CER, MON, . 1MF, 50V R11 R238 R33 R65 NONE TRANSIPAD 10123N METRS 2800-11-0003 RES, MF, 1/8W, 1%, 100 RN55D-1000F 4701-03-1000 C108 C109 C11 C111 C112 C13 C15 C19 C20 C22 C23 C24 C25 HEATSINK 2225R THERM 2800-11-0014 R148 R149 R165 R17 R171 RES, MF, 1/8W, 1%, 1K RN55D-1001E 4701-03-1001 18 C26 C27 C28 C29 C3 C30 C31 C32 C33 C34 C35 C36 C37 C3 FB1 FB2 FB3 FB4 FB5 FB6 R60 R61 R68 R71 R89 R91 R93 BALUN CORE 2873000902 FARIT 3100-00-0002 C40 C41 C43 C44 C45 C46 C41 C48 C49 C5 C50 C51 C52 C53 C54 C55 C59 C68 C69 C71 C8 C84 C85 C86 C87 C9 C91 C92 R230 R51 R53 INSULATOR, MICA 64-21-023-106 3100-00-0006 RES, MF, 1/8W, 1%, 10K RN55D-1002F 4701-03-1002 NONE REV ASSEMBLY NO. WAVETEK WAVETEK WAVETEK 1100-00-0698 1100-00-0698 1100-00-0698 PCA, OUTPUT AMPL PCA, DUTPUT AMPL PCA, OUTPUT AMPL PARTS LIST PARTS LIST PARTS LIST PAGE 3 PAGE 5 REFERENCE DESIGNATORS PART DESCRIPTION ORIG-MFGR-PART-NO MFGR WAVETEK NO. QTY/PT REFERENCE DESIGNATORS PART DESCRIPTION ORIG-MFGR-PART-NO WAVETEK NO. QTY/PT ORIG-MFGR-PART-NO WAVETEK NO. QTY/PT REFERENCE DESIGNATORS PART DESCRIPTION MFGR K1 K2 K4 K5 K6 K7 CAW-6 RES, MF, 1/8W, 1%, 100K RN55D-1003F RELAY HI-G 4500-00-0016 4701-03-1003 C94 C97 R113 R132 R227 1500-01-5011 POT, TRIM, 100 3329H-1-101 BOURN 4600-01-0100 RES. MF. 1/8W. 1%, 1, 21K RN55D-1211F TRM 4701-03-1211 CAP, CER, 15PF, 1KV DD-150 R25 R46 POT, TRIM, 100 91AR100 BECK 4600-01-0103 R180 RES, MF, 1/8W, 1%, 124 RN55D-1240F 4701-03-1240 C103 C110 CAP, CER, 220PF, 1KV DD-221 CRL 1500-02-2111 R14 R239 R240 R35 R74 POT, TRIM, 1K 91AR1K BECK 4600-01-0209 RES, MF, 1/8W, 1%, 140 RN55D-1400F 4701-03-1400 CAP, CER, . 0022, 1KV CRL C96 DD-222SLL 1500-02-2201 R12 R181 R187 R241 R34 R38 POT, TRIM, 10K 91AR10K BECK 4600-01-0315 RES, MF, 1/8W, 1%, 1. 5K C115 CAP, CER, 33PF, 1KV DD-330 CRL 1500-03-3011 RN55D-1501F TRW 4701-03-1501 CAP, CER, 330PF, 1KV POT. TRIM. 100F 91AR100K BECK 4600-01-0402 RES, MF, 1/8W, 1%, 1. 62M RN55D-1621F TRW 4701-03-1621 C116 C95T DD-331 1500-03-3111 В R20 R43 POT, TRIM, 200 R210 R225 R236 R88 91AR200 BECK 4600-02-0101 REB, MF, 1/8W, 1%, 1. 78K RN55D-1781F 4701-03-1781 CB1 CB3 CAP, MICA, 330PF, 500V DM15-331J ARCO 1500-13-3100 POT, TRIM, 2K 91AR2K R54 BECK 4600-02-0201 RES, MF, 1/8W, 1%, 182 C78 CAP, MICA, 620PF, 300V CD15-621F CDE 1500-16-2100 RN55D-1820F 4701-03-1820 R16 R79 R95 POT, TRIM, 20K 91AR20K BECK 4600-02-0301 RES, MF. 1/8W, 1%, 1, 96H RN55D-1961F TRW 4701-03-1961 CAP, VAR, 3-18PF 9KU18000 SPRAG R250 POT, TRIM, 2MEG 91AR2MEG BECK 4600-02-0500 R21 R28 R42 R50 RES. MF, 1/8W, 1%, 200 RN55D-2000F 4701-03-2000 C62 C64 C89 CAP, TANT, 2. 2MF, 25V 196D225X9025HA1 SPRAG 1500-72-2502 R175 POT, TRIM, 50 BOURN 4600-05-0001 R166 R18 R242 R27 R40 R48 RES, MF, 1/8W, 1%, 2K RN55D-2001F TRW 4701-03-2001 C12 C14 C2 C21 C4 C6 C7 CAP. TANT. 22MF. 15V 196D226X9015KA1 SPRAG 1500-72-2601 R76 R87 POT, TRIM, 500 91AR500 BECK 4600-05-0104 C10 C113 C42 CAP, TANT, 6. 8MF, 50V TAPB6. 8M50 ITT 1500-76-8503 R231 RES. ME. 1/8W. 17. 21 5K PN550-2152F TRW 4701-03-2152 R177 R198 POT. TR IM. 500 3329H-1-501 BOURN 4600-05-0108 B149 RES, MF, 1/8W, 1%, 2. 21K RN55D-2211F C74 C75 C76 CAP SET, POLYCARB ELPAC 1509-80-0009 4701-03-2211 R110 RES, CAR, 1/8W, 5%, 22 RCR05220JS 4700-05-0020 R1 R172 R211T R5 RES, MF, 1/8W, 1%, 2. 49K RN55D-2491F C16 C17 C18 C57 C58 C60 C61 SMD, CAP, CHIP (MARKED C63 C65 C90 RED A) . 1MF/50V BX ULA555E104MIT60 AVX 1509-90-0017 10 4701-03-2491 RES, CAR, 1/8W, 5%, 33 RCR05330JS 4700-05-0330 R122 R123 R126 R127 R133 R135 R136 R137 R138 R140 RES, MF, 1/8W, 1%, 24, 9K RN55D-2492F TRM 4701-03-2492 OUTPUT AMPL MUTK 1700-00-0698 R143 R144 R156 R179 R182 R173 RES, MF, 1/8W, 1%, 3. 01K RN55D-3011F 4701-03-3011 TITLE ASSEMBLY NO. TITLE ASSEMBLY NO. TITLE ASSEMBLY NO. REV WAVETEK WAVETEK WAVETEK 1100-00-0698 1100-00-0698 1100-00-0698 PCA, OUTPUT AMPL PARTS LIST PCA, DUTPUT AMPL PCA, OUTPUT AMPL PARTS LIST PARTS LIST REMOVE ALL BURRS AND BREAK SHARP EDG WAVETEK SAN DIEGO - CALIFORI PARTS LIST PCA. OUTPUT AMPL. FINISH WAVETEK PROCESS DO NOT SCALE DWG NOTE: UNLESS OTHERWISE SPECIFIED 1100-00-0698 859 23338 SHEET 1 OF 2 1 7 5 6 3 4 2














THIS DOCUMENT CONTAINS PROPRIETARY INFOR-MATION AND DESIGN RIGHTS BELONGING TO WAVETEK AND MAY NOT BE REPRODUCED FOR ANY REABON EXCEPT CALIBRATION, OPERATION, AND





| REMOVE ALL BURRS AND BREAK SHARP EDGES | DRAWN | DATE | MAN | ETEK SAN DIE | | | | | | |
|---|--|------|------------------|--------------|--------------|-----------|--|--|--|--|
| MATERIAL | PROJ ENGR | | TITLE | THE SAN DIE | GO • CA | III ONNII | | | | |
| | RELEASE APPROV | L | | | | | | | | |
| FINISH WAVETEK PROCESS | TOLERANCE UNL OTHERWISE SPEC XXX · 010 ANG XX · 030 | | CLOCK OSCILLATOR | | | | | | | |
| | DO NOT SCALE | DWG | MODEL NO | DWG NO | | REV | | | | |
| | SCALE | | 859 | 1100-00-069 | 1100-00-0693 | | | | | |
| | | | CODE 233 | 38 SHEET | 1 0 | 1 | | | | |


| THIS DOCUMENT CONTAINS PROPRI MATION AND DESIGN RIGHTS B WAVETEK AND MAY NOT BE REPROD REASON EXCEPT CALIBRATION, OP MAINTFNANCE WITHOUT WRITTEN AN | FTARY INFOR- | | | | | | | 4 | | | | | | | | | |
|---|--|--|---|--|-------------------------------------|---|---|---|---|--|--|----------------------|-------------------------|--------------------|----------------|-----------------|------|
| | ELONGING TO JCED FOR ANY ERATION, AND | | | | | | | | | | | | | | | | |
| EFERENCE DESIGNATORS | PART DESCRIPTION | ORIG-MFGR-PART-NO | MFGR | WAVETEK NO. | QTY/PT | REFERENCE DESIGNATORS | S PART DESCRIPTION | ORIG-MFGR-PART-NO | MFGR | WAVETEK NO. | QTY/PT | WIFERENCE DESIGNATO | RS PART DESCRIPTION | ORIG-MFGR- | PART-NO MF | GR WAVETEK NO. | QTY |
| | | | | 0101-00-0693 | | R39 | | | | | | | | | | WHATELER HO. | 1 |
| NONE NONE | SCHEMATIC, CLOCK OSC | 0101-00-0693 | WVTK | 0103-00-0693 | 1 | R15 | POT, TRIM, 20T, 20K | 43P203 43P501 | SPECT | 4600-12-0300 | 1 | Q1 | TRANS | 2N5485 | мо | 4901-05-4850 | 1 |
| _1 | INDUCTOR, 60. 4MHZ | 172-604 | WVTK | 1204-00-0604 | | | R61 R64 RES, MF, 1/8W, 1%, 1K | RN55D-1001F | TRW | 4701-03-1001 | 8 | Q2 Q4 | TRANS | J177 | SII | _X 4902-00-1770 | 2 |
| NONE | ASSY, SELECTED SET OF | | WVTK | 1205-00-1322 | 1 | R9 | | | | | ! | U13B | IC | TLOB3CN | TI | 7000-00-8300 | 1 |
| | IC,2 | | | | | R38 | RES. MF, 1/8W, 1%, 10K | RN55D-1002F | TRW | 4701-03-1002 | 1 | VR1 | VOLTAGE REGULATOR | LM337T | NA" | 7000-03-3700 | 1 |
| IONE | PARTITION | 859-9481 | WVTK | 1400-00-9481 | 2 | R25 R28 R30 R32 | RES, MF, 1/8W, 1%, 121 | RN55D-1210F | TRW | 4701-03-1210 | 4 | U1A U2A U3A U4A | IC | MLM339P | MO. | 7000-03-3900 | 4 |
| NONE | PARTITION | 859-9491 | WVTK | 1400-00-9491 | 1 | R60 | RES, MF, 1/8W, 1%, 1. 21K | RN55D-1211F | TRW | 4701-03-1211 | 1 | U11A U12B | IC, OP-AMP | LF356N | NS | 7000-03-5600 | 2 |
| NONE | PARTITION | 859-9501 | WOTK | 1400-00-9501 | 1 1 | R40 | RES, MF, 1/8W, 1%, 124 | RN55D-1240F | TRW | 4701-03-1240 | 1 | U6A | ıc | AD 561 J | AD | 1 | 1 |
| NONE | POST REF 3200-02-0004 | 1 | WUTK | 1400-00-9511 | 1 1 | R10 R12 R13 | RES, MF, 1/8W, 1%, 1, 5K | RN55D-1501F | TRW | 4701-03-1501 | 3 | 0120 | IC | CA3140S | RCA | 1 | 1 |
| NONE | COVER | 859-9523 PD-050 | WVTK | 1400-00-9523 | | R33 R34 R59 | RES, MF, 1/8W, 1%, 2K | RN55D-2001F | TRW | 4701-03-2001 | 3 | U1C | IC | CD4093BE | RCA | 1. | 1 |
| C17 C12 C6 | CAP, CER, 5PF, 1KV | DD-050 DD-102 | CRL | 1500-00-5011 | 2 | R14 R18 | RES, MF, 1/8W, 1%, 249 RES, MF, 1/8W, 1%, 2, 49K | RN55D-2490F RN55D-2491F | TRW | 4701-03-2490 4701-03-2491 | 1 | U2C | IC | F4555B | FA | 1 | 1 |
| C12 C6 C1 C10 C11 C16 C18 C19 C2 | CAP, CER, MON. 1MF, 50V | | CORNG | 1500-01-0211 | 1 - | R41 | RES, MF, 1/8W, 1%, 274 | RN55D-2740F | TRW | 4701-03-2491 | | U5B U7B U9A U9B | IC IC | 74LS09 | TI | 8000-74-0910 | |
| C1 C10 C11 C18 C18 C19 C2 C21 C22 C23 C27 C29 C3 C3 C33 C35 C37 C38 C39 C4 C4 | l | UNUSER OF TOTAL OF THE PROPERTY OF THE PROPERT | CORNE | 1000-01-0400 | | R56 | RES, MF, 1/8W, 1%, 33, 2 | RN55D-33R2F | TRW | 4701-03-2740 | 1 | U7A | IC IC | F10010 | FAI | 1 | |
| C41 C42 C43 C44 C45 C46 C C48 C49 C5 C50 C51 C8 C9 | | | | | | R19 | RES, MF, 1/8W, 1%, 3, 92K | RN55D-3921F | TRW | 4701-03-3327 | 1 | UBA | ic | MC10135 MC10231 | Mot | 1 | 1 |
| C14 | CAP, CER, 22PF, 1KV | DD-220 | CRL | 1500-02-2011 | 1 | R17 | RES, MF, 1/8, 1%, 499 | RN55D-4990F | TRW | 4701-03-4990 | 1 | U1B U2B U3B | ic ic | 740374 | NAT | | |
| C13 C7 | CAP, CER, 330PF, 1KV | DD-331 | CRL | 1500-03-3111 | 2 | R36 | RES, MF, 1/8W, 1%, 4. 99K | RN55D-4991F | TRW | 4701-03-4991 | 1 | U4B U6B U8B | ıc | 74LS490 | TI | 8007-44-9010 | 1 |
| WAVETEK | E | ASSEMBLY NO. | 1100- | 00-0693 | REV | WAVETEK | TITLE | ASSEMBLY NO | D. 1100- | 00-0693 | REV | WAVETEK | TITLE | | ASSEMBLY NO. | 00-00-0693 | REV |
| DADTO LICT PC | 01 001 000 | | | | 1 | PARTS LIST | PCA, CLOCK OSC | · [| | | | PARTS LIST | PCA, CLOCK DSC | | • | 00-00-0873 | |
| | PART DESCRIPTION | ORIG-MFGR-PART-NO | AGE 1 | WAVETEK NO. | QTY/PT | REFERENCE DESIGNATORS | S PART DESCRIPTION | ORIG-MFGR-PART-NO | PAGE 3 | WAVETEK NO. | QTY/PT | REFERENCE DESIGNATOR | RS PART DESCRIPTION | OR I G-MFGR-F | PAGE : | | QTY |
| REFERENCE DESIGNATORS | PART DESCRIPTION CAP, MICA, 39PF, 500V | ORIG-MFGR-PART-NO | MFGR ARCO | 1500-13-9000 | 0TY/PT | REFERENCE DESIGNATORS | RES, MF, 1/8W, 1%, 63. 4K | ORIG-MFGR-PART-NO | MFGR TRW | 4701-03-6342 | QTY/PT | REFERENCE DESIGNATOR | RS PART DESCRIPTION IC | ORIG-MFGR-F | | R WAVETEK NO. | QTY. |
| REFERENCE DESIGNATORS C15 C24 C30 C32 C34 C36 | PART DESCRIPTION CAP, MICA, 39PF, 500V CAP, TANT, 22MF, 15V | ORIG-MFGR-PART-NO | MFGR | | 1 5 | REFERENCE DESIGNATORS | RES, MF, 1/8W, 1%, 63. 4K | ORIG-MFGR-PART-NO | MFGR | | GTY/PT 1 15 | | | | PART-NO MF@ | R WAVETEK NO. | 1 |
| REFERENCE DESIGNATORS C15 C24 C30 C32 C34 C36 C26 C28 | PART DESCRIPTION CAP, MICA, 39PF, 500V | ORIG-MFGR-PART-NO DM15-390J 196D226X9015KA1 | MFGR ARCO SPRAG | 1500-13-9000 1500-72-2601 | 1 5 2 | REFERENCE DESIGNATORS R23 R43 R44 R45 R46 R47 F R50 R51 R52 R53 R54 F | RES, MF, 1/8W, 1%, 63. 4K | ORIG-MFGR-PART-NO | MFGR TRW | 4701-03-6342 | 1 | U10B | IC | F100101 | PART-NO MFG | R WAVETEK NO. | 1 |
| REFERENCE DESIGNATORS C15 C24 C30 C32 C34 C36 C26 C28 C2 | PART DESCRIPTION CAP, MICA, 39PF, 500V CAP, TANT, 22MF, 15V CAP, TANT, 27MF, 35V | ORIG-MFGR-PART-ND DM15-390J 196D226X9015KA1 196D276X0035TE4 | MFGR ARCO SPRAG SPRAG | 1500-13-9000 1500-72-2601 1500-72-7602 | 1 5 2 | REFERENCE DESIGNATORS R23 R43 R44 R45 R46 R47 F R50 R51 R52 R53 R54 F R63 | RES, MF, 1/8W, 1%, 63. 4K R48 R49 RES, MF, 1/8W, 1%, 78. 7 R57 R62 | ORIG-MFGR-PART-NO RN55D-6342F RN55D-78R7F | MFGR TRW | 4701-03-6342 4701-03-7879 4701-13-1960 | 1 15 4 | U10B | IC | F100101 | PART-NO MFG | R WAVETEK NO. | 1 |
| REFERENCE DESIGNATORS C15 C24 C30 C32 C34 C36 C26 C28 C2 NONE | PART DESCRIPTION CAP, MICA, 39PF, 500V CAP, TANT, 22MF, 15V CAP, TANT, 27MF, 35V CAP, TANT, 4. 7MF, 35V | ORIG-MFGR-PART-ND DM15-390J 196D226X9015KA1 196D276X0035TE4 150D475X9035B2 | MFGR ARCO SPRAG SPRAG SPRAG | 1500-13-9000 1500-72-2601 1500-72-7602 1500-74-7502 | 1 5 2 1 1 1 | REFERENCE DESIGNATORS R23 R43 R44 R45 R46 R47 F R50 R51 R52 R53 R34 F R63 R26 R27 R29 R31 | RES, MF, 1/8W, 1%, 63. 4K R48 R49 RES, MF, 1/8W, 1%, 78. 7 R57 R62 RES, MF, 1/4W, 1%, 196 | ORIG-MFGR-PART-NO RN55D-6342F RN55D-78R7F RN60D-1960F | MFGR TRW TRW | 4701-03-6342 4701-03-7879 4701-13-1960 | 1 15 4 3 | U10B | IC | F100101 | PART-NO MFG | R WAVETEK NO. | 1 |
| REFERENCE DESIGNATORS C15 C24 C30 C32 C34 C36 C26 C28 C2 NONE | PART DESCRIPTION CAP, NICA, 39PF, 500V CAP, TANT, 22MF, 15V CAP, TANT, 27MF, 35V CAP, TANT, 4. 7MF, 35V CLOCK SOCKET, 20 PIN SOCKET, SINGLE | ORIG-MFGR-PART-NO DM15-390J 196D226X9015KA1 196D276X0035TE4 150D475X9035B2 859-0693 | MFGR ARCO SPRAG SPRAG SPRAG WVTK | 1500-13-9000 1500-72-2601 1500-72-7602 1500-74-7502 1700-00-0693 | 1 5 2 1 1 1 1 | REFERENCE DESIGNATORS R23 R43 R44 R45 R46 R47 F R50 R51 R52 R53 R54 F R63 R26 R27 R29 R31 R3 R4 R5 | RES, MF, 1/8W, 1%, 63. 4K R48 R49 RES, MF, 1/8W, 1%, 78. 7 R57 R62 RES, MF, 1/4W, 1%, 196 RES MODULE, 10K | ORIG-MFGR-PART-ND RN55D-6342F RN55D-78R7F RN60D-1960F 4310R-101-103 | MFGR TRW TRW BOURN | 4701-03-6342 4701-03-7879 4701-13-1960 4770-00-0008 | 1 15 4 3 | U10B | IC | F100101 | PART-NO MFG | R WAVETEK NO. | 1 |
| REFERENCE DESIGNATORS C15 C24 C30 C32 C34 C36 C26 C28 C2 NONE NONE | PART DESCRIPTION CAP, MICA, 39PF, 500V CAP, TANT, 22MF, 15V CAP, TANT, 27MF, 35V CAP, TANT, 4. 7MF, 35V CLOCK SOCKET, 20 PIN SOCKET, SINGLE IN-LINE, 12 PIN | ORIG-MFGR-PART-NO DM15-390J 196D226X9015KA1 196D276X0035TE4 150D475X9035B2 859-0693 DIBL-20P-108 C47S12-A | MFGR ARCO SPRAG SPRAG SPRAG WVTK BURND | 1500-13-9000 1500-72-2601 1500-72-7602 1500-74-7502 1700-00-0693 2100-03-0051 2100-03-0073 | 1 5 2 1 1 1 1 2 | REFERENCE DESIGNATORS R23 R43 R44 R45 R46 R47 F R50 R51 R52 R53 R54 F R63 R26 R27 R29 R31 R3 R4 R5 R6 R7 | RES, MF, 1/8W, 1%, 63. 4K R48 R49 RES, MF, 1/8W, 1%, 78. 7 R57 R62 RES, MF, 1/4W, 1%, 196 RES MODULE, 10K RES MODULE | DRIG-MFGR-PART-ND RN55D-6342F RN55D-78R7F RN60D-1960F 4310R-101-103 4116R-001-102 | MFGR TRW TRW BOURN BOURN | 4701-03-6342 4701-03-7879 4701-13-1960 4770-00-0008 4770-00-0019 | 1 15 4 3 2 | U10B | IC | F100101 | PART-NO MFG | R WAVETEK NO. | 1 |
| REFERENCE DESIGNATORS C15 C24 C30 C32 C34 C36 C26 C28 C2 NONE NONE NONE TP1 TP2 TP3 TP4 TP5 TP6 | PART DESCRIPTION CAP, NICA, 39PF, 500V CAP, TANT, 22MF, 15V CAP, TANT, 27MF, 35V CAP, TANT, 4. 7MF, 35V CLOCK SOCKET, 20 PIN SOCKET, SINGLE | ORIG-MFGR-PART-NO DM15-390J 196D226X9015KA1 196D276X0035TE4 150D475X9035B2 859-0693 DIBL-20P-108 C47S12-A 2110-001 | MFGR ARCO SPRAG SPRAG SPRAG WVTK BURND | 1500-13-9000 1500-72-2601 1500-72-7602 1500-74-7502 1700-00-0693 2100-03-0051 | 1 5 2 1 1 1 1 2 6 | REFERENCE DESIGNATORS R23 R43 R44 R45 R46 R47 F R50 R51 R52 R53 R54 F R63 R26 R27 R29 R31 R3 R4 R5 R6 R7 R1 R2 R8 CR3 | RES, MF, 1/8W, 1%, 63. 4K R48 R49 RES, MF, 1/8W, 1%, 78. 7 R57 R62 RES, MF, 1/4W, 1%, 196 RES MODULE, 10K RES MODULE, 4. 7K | ORIG-MFGR-PART-ND RN55D-6342F RN55D-78R7F RN60D-1960F 4310R-101-103 4116R-001-102 4116R-001-472 | MFGR TRW TRW BOURN BOURN BOURN | 4701-03-6342 4701-03-7879 4701-13-1960 4770-00-0008 4770-00-0019 4770-00-0020 | 1 15 4 3 2 2 | U10B | IC | F100101 | PART-NO MFG | R WAVETEK NO. | 1 |
| REFERENCE DESIGNATORS C15 C24 C30 C32 C34 C36 C26 C28 C2 NONE NONE NONE TP1 TP2 TP3 TP4 TP5 TP6 NONE | PART DESCRIPTION CAP, MICA, 39PF, 500V CAP, TANT, 22MF, 15V CAP, TANT, 27MF, 35V CAP, TANT, 4. 7MF, 35V CLOCK SOCKET, 20 PIN SOCKET, SINGLE IN-LINE, 12 PIN BUSS BAR STANDOFF | ORIG-MFGR-PART-NO DM15-390J 196D226X9015KA1 196D276X0035TE4 150D475X9035B2 859-0693 DIBL-20P-108 C47S12-A | MFGR ARCU SPRAG SPRAG SPRAG WVTK BURND TI ARTUR | 1500-13-9000 1500-72-2601 1500-72-7602 1500-74-7502 1700-00-0693 2100-03-0051 2100-03-0073 | 1 5 2 1 1 1 1 2 6 6 2 | REFERENCE DESIGNATORS R23 R43 R44 R45 R46 R47 F R50 R51 R52 R53 R54 F R63 R26 R27 R29 R31 R3 R4 R5 R6 R7 R1 R2 R8 CR3 CR4 CR5 CR6 CR7 | RES, MF, 1/8W, 1%, 63. 4K R48 R49 RES, MF, 1/8W, 1%, 78. 7 RES, MF, 1/4W, 1%, 196 RES MODULE, 10K RES MODULE RES MODULE, 4. 7K RES MODULE DIODE DIODE | ORIG-MFGR-PART-NO RN55D-6342F RN55D-78R7F RN60D-1960F 4310R-101-103 4116R-001-102 4116R-001-472 699-3R2K(B) 1N746A 1N414B | MFGR TRW TRW BOURN BOURN BECK FAIR | 4701-03-6342 4701-03-7879 4701-13-1960 4770-00-0008 4770-00-0019 4770-00-0020 4770-00-0021 4801-01-0746 4807-02-6666 | 1 15 4 3 2 2 1 | U10B | IC | F100101 | PART-NO MFG | R WAVETEK NO. | 1 |
| REFERENCE DESIGNATORS C15 C24 C30 C32 C34 C36 C26 C28 C2 NONE NONE NONE NONE NONE NONE NONE NON | PART DESCRIPTION CAP, MICA, 39PF, 500V CAP, TANT, 22MF, 15V CAP, TANT, 27MF, 35V CAP, TANT, 4. 7MF, 35V CLOCK SOCKET, 20 PIN SOCKET, SINGLE IN-LINE, 12 PIN BUSS BAR STANDOFF PC BD EJECTOR | ORIG-MFGR-PART-ND DM15-390J 196D226X9015KA1 196D276X0035TE4 150D475X9035B2 859-0693 DIBL-20P-108 C47S12-A 2110-001 103 YELLDW | MFGR ARCU SPRAG SPRAG SPRAG WVTK BURND TI ARTUR CALMK | 1500-13-9000 1500-72-2601 1500-72-7602 1500-74-7502 1700-00-0693 2100-03-0051 2100-03-0073 2100-05-0024 2800-07-0012 | 1 5 2 1 1 1 2 6 6 2 1 1 | REFERENCE DESIGNATORS R23 R43 R44 R45 R46 R47 F R50 R51 R52 R53 R54 F R63 R26 R27 R29 R31 R3 R4 R5 R6 R7 R1 R2 R8 CR3 CR4 CR5 CR6 CR7 CR1 CR2 | RES, MF, 1/8W, 1%, 63. 4K RAB R49 RES, MF, 1/8W, 1%, 78. 7 RES, MF, 1/4W, 1%, 196 RES MODULE, 10K RES MODULE RES MODULE RES MODULE DIODE DIODE DIODE | ORIG-MFOR-PART-NO RN55D-6342F RN55D-78R7F RN60D-1960F 4310R-101-103 4116R-001-102 4116R-001-472 699-3R2K(B) 1N746A 1N414B 5082-2811 | MFGR TRW TRW BOURN BOURN BOURN FAIR FAIR | 4701-03-6342 4701-03-7879 4701-13-1960 4770-00-0008 4770-00-0019 4770-00-0021 4801-01-0746 4807-02-6666 4809-02-2811 | 1 15 4 3 2 2 1 | U10B | IC | F100101 | PART-NO MFG | R WAVETEK NO. | 1 |
| REFERENCE DESIGNATORS C15 C24 C30 C32 C34 C36 C26 C28 C2 NONE NONE NONE NONE NONE NONE NONE NON | PART DESCRIPTION CAP, MICA, 39PF, 500V CAP, TANT, 22MF, 15V CAP, TANT, 27MF, 35V CAP, TANT, 4. 7MF, 35V CLOCK SOCKET, 20 PIN SOCKET, SINGLE IN-LINE, 12 PIN BUSS BAR STANDOFF PC BD EJECTOR JUMPER | ORIG-MFGR-PART-ND DM15-390J 196D226X9015KA1 196D276X0035TE4 150D475X9035B2 859-0693 DIBL-20P-108 C47512-A 2110-001 103 YELLOW 461-2871-01-03-10 | MFGR ARCO SPRAG SPRAG SPRAG WVTK BURND TI ARTHR CALMK CAMB | 1500-13-9000 1500-72-2601 1500-72-7602 1500-74-7502 1700-00-0693 2100-03-0051 2100-03-0073 2100-05-0024 2800-07-0012 3000-00-0034 | 1 5 2 1 1 1 2 6 2 1 3 | REFERENCE DESIGNATORS R23 R43 R44 R45 R46 R47 F R50 R51 R52 R53 R54 F R63 R26 R27 R29 R31 R3 R4 R5 R6 R7 R1 R2 R8 CR3 CR4 CR5 CR6 CR7 CR1 CR2 G6 | RES, MF, 1/8W, 1%, 63. 4K RAB R49 RES, MF, 1/8W, 1%, 78. 7 RES, MF, 1/4W, 1%, 196 RES MODULE, 10K RES MODULE RES MODULE RES MODULE DIODE DIODE DIODE TRANS | ORIG-MFGR-PART-ND RN55D-6342F RN55D-78R7F RN60D-1960F 4310R-101-103 4116R-001-102 4116R-001-472 699-3R2K(B) 1N746A 1N414B 5082-2811 2N2367A | MFGR TRW TRW BOURN BOURN BOURN BECK FAIR FAIR HP | 4701-03-6342 4701-03-7879 4701-13-1760 4770-00-0008 4770-00-0019 4770-00-0021 4801-01-0746 4807-02-6666 4809-02-2811 4901-02-3691 | 1 15 4 3 2 2 1 1 1 4 2 | U10B | IC | F100101 | PART-NO MFG | R WAVETEK NO. | 1 |
| REFERENCE DESIGNATORS C15 C24 C30 C32 C34 C36 C26 C28 C2 NONE NONE NONE TP1 TP2 TP3 TP4 TP5 TP6 NONE NONE NONE NONE TONE TONE TONE TONE | PART DESCRIPTION CAP, MICA, 39PF, 500V CAP, TANT, 22MF, 15V CAP, TANT, 27MF, 35V CAP, TANT, 4. 7MF, 35V CLOCK SOCKET, 20 PIN SOCKET, SINGLE IN-LINE, 12 PIN BUSS BAR STANDOFF PC BD EJECTOR JUMPER PINS, JUMPER | ORIG-MFGR-PART-ND DM15-390J 196D226X9015KA1 196D276X0035TE4 150D475X9035B2 859-0693 DIBL-20P-108 C47S12-A 2110-001 103 YELLOW 461-2871-01-03-10 450-3704-01-03 | MFGR ARCU SPRAG SPRAG SPRAG WVTK BURND TI ARTHR CALMK CAMB | 1500-13-9000 1500-72-2601 1500-72-7602 1500-74-7502 1700-00-0693 2100-03-0051 2100-03-0073 2100-05-0024 2800-07-0012 3000-00-0034 | 1 5 2 1 1 1 2 6 2 1 3 6 6 | REFERENCE DESIGNATORS R23 R43 R44 R45 R46 R47 F R50 R51 R52 R53 R54 F R63 R26 R27 R29 R31 R3 R4 R5 R6 R7 R1 R2 R8 CR3 CR4 CR5 CR6 CR7 CR1 CR2 G6 | RES, MF, 1/8W, 1%, 63. 4K RAB R49 RES, MF, 1/8W, 1%, 78. 7 RES, MF, 1/4W, 1%, 196 RES MODULE, 10K RES MODULE RES MODULE RES MODULE DIODE DIODE DIODE TRANS TRANS | ORIG-MFOR-PART-ND RN55D-6342F RN55D-78R7F RN60D-1960F 4310R-101-103 4116R-001-102 4116R-001-472 699-3R2K(B) 1N746A 1N414B 5082-2811 2N2367A 2N3646 | MFGR TRW TRW BOURN BOURN BOURN BECK FAIR HP MOT NSC | 4701-03-6342 4701-03-7879 4701-13-1760 4770-00-0008 4770-00-0020 4770-00-0021 4801-01-0746 4807-02-6666 4809-02-2811 4901-02-3691 4901-03-6460 | 1 15 4 3 2 2 1 1 1 4 2 | U10B | IC | F100101 | PART-NO MFG | R WAVETEK NO. | 1 |
| REFERENCE DESIGNATORS C15 C24 C30 C32 C34 C36 C26 C28 C2 NONE NONE TP1 TP2 TP3 TP4 TP5 TP6 NONE NONE NONE FB1 FB2 FB3 FB4 FB5 FB6 R24 R42 | PART DESCRIPTION CAP, MICA, 39PF, 500V CAP, TANT, 22MF, 15V CAP, TANT, 27MF, 35V CAP, TANT, 4. 7MF, 35V CLOCK SOCKET, 20 PIN SOCKET, SINOLE IN-LINE, 12 PIN BUSS BAR STANDOFF PC BD EJECTOR JUMPER PINS, JUMPER BALUN CORE | ORIG-MFGR-PART-ND DM15-390J 196D226X9015KA1 196D276X0035TE4 150D475X9035B2 859-0693 DIBL-20P-108 C47S12-A 2110-001 103 YELLOW 461-2871-01-03-10 450-3704-01-03 2873000902 | MFGR ARCU SPRAG SPRAG SPRAG WVTK BURND TI ARTWR CALMK CAMB CAMB | 1500-13-9000 1500-72-2601 1500-72-7602 1500-74-7502 1700-00-0693 2100-03-0051 2100-03-0073 2100-05-0024 2800-07-0012 3000-00-0034 3000-00-0035 3100-00-0002 | 1 5 2 1 1 1 2 6 2 1 3 6 1 | REFERENCE DESIGNATORS R23 R43 R44 R45 R46 R47 R50 R51 R52 R53 R54 R63 R26 R27 R29 R31 R3 R4 R5 R6 R7 R1 R2 R8 CR3 CR4 CR5 CR6 CR7 CR1 CR2 Q6 Q9 | RES, MF, 1/8W, 1%, 63. 4K RAB RA9 RES, MF, 1/8W, 1%, 78. 7 RES, MF, 1/4W, 1%, 196 RES MODULE, 10K RES MODULE RES MODULE RES MODULE DIODE DIODE TRANS TRANS TRANS | ORIG-MFGR-PART-ND RN55D-6342F RN55D-78R7F RN60D-1960F 4310R-101-103 4116R-001-102 4116R-001-472 699-3R2K(B) 1N746A 1N414B 5082-2B11 2N2369A 2N3646 2N3903 | MFGR TRW TRW BOURN BOURN BOURN FAIR HP MOT NSC | 4701-03-6342 4701-03-7879 4701-13-1960 4770-00-0008 4770-00-0020 4770-00-0021 4801-01-0746 4807-02-6666 4809-02-2811 4901-02-3691 4901-03-6460 4901-03-9030 | 1 15 4 3 2 2 1 1 1 4 2 1 | U10B | IC | F100101 | PART-NO MFG | R WAVETEK NO. | 1 1 |
| REFERENCE DESIGNATORS C15 C24 C30 C32 C34 C36 C26 C28 C2 NONE NONE NONE TP1 TP2 TP3 TP4 TP5 TP6 NONE NONE NONE NONE NONE NONE R1P1 TP2 TP3 TP4 TP5 TP6 R1P1 TP2 TP3 TP4 TP5 TP6 R2P1 TP4 TP6 R2P1 TP4 TP6 R2P1 TP4 TP6 TP6 R2P1 TP4 TP6 TP6 R2P1 TP6 TP6 TP6 | PART DESCRIPTION CAP, MICA, 39PF, 500V CAP, TANT, 22MF, 15V CAP, TANT, 27MF, 35V CAP, TANT, 4. 7MF, 35V CLOCK SOCKET, 20 PIN SOCKET, SINGLE IN-LINE, 12 PIN BUSS BAR STANDOFF PC BD EJECTOR JUMPER PINS, JUMPER BALUN CORE POT. TRIM, 10K | DRIG-MFGR-PART-ND DM15-390J 196D226X9015KA1 196D276X0035TE4 150D475X9035B2 859-0693 DIBL-20P-108 C47512-A 2110-001 103 YELLOW 461-2871-01-03-10 450-3704-01-03 2873000902 71AR10K | MFGR ARCO SPRAG SPRAG SPRAG WVTK BURND TI ARTUR CALMK CAMB CAMB FARIT BECK | 1500-13-9000 1500-72-2601 1500-72-7602 1500-74-7502 1700-00-0693 2100-03-0073 2100-05-0024 2800-07-0012 3000-00-0035 3100-00-0002 4600-01-0315 | 1 5 2 1 1 1 2 6 2 1 3 6 1 1 1 | REFERENCE DESIGNATORS R23 R43 R44 R45 R46 R47 R50 R51 R52 R53 R54 R63 R26 R27 R29 R31 R3 R4 R5 R6 R7 R1 R2 R8 CR3 CR4 CR5 CR6 CR7 CR1 CR2 Q6 Q9 Q8 Q3 | RES, MF, 1/8W, 1%, 63. 4K R48 R49 RES, MF, 1/8W, 1%, 78. 7 RES, MF, 1/4W, 1%, 196 RES MODULE, 10K RES MODULE RES MODULE, 4. 7K RES MODULE DIODE DIODE DIODE TRANS TRANS TRANS TRANS | ORIG-MFGR-PART-ND RN55D-6342F RN55D-78R7F RN60D-1960F 4310R-101-103 4116R-001-102 4116R-001-472 699-3R2K(B) 1N746A 1N414B 5082-2811 2N2369A 2N3646 2N3903 2N3905 | MFGR TRW TRW BOURN BOURN BOURN FAIR HP MOT NSC NSC ITT | 4701-03-6342 4701-03-7879 4701-13-1960 4770-00-0019 4770-00-0021 4801-01-0746 4807-02-6666 4809-02-2811 4901-02-3691 4901-03-6460 4901-03-9030 4901-03-9050 | 1 15 4 3 2 1 1 1 4 2 1 1 1 | U10B | IC | F100101 | PART-NO MFG | R WAVETEK NO. | 1 |
| REFERENCE DESIGNATORS C15 C24 C30 C32 C34 C36 C26 C28 C2 NONE NONE NONE TP1 TP2 TP3 TP4 TP5 TP6 NONE NONE NONE NONE FB1 FB2 FB3 FB4 FB5 FB6 | PART DESCRIPTION CAP, MICA, 39PF, 500V CAP, TANT, 22MF, 15V CAP, TANT, 27MF, 35V CAP, TANT, 4. 7MF, 35V CLOCK SOCKET, 20 PIN SOCKET, SINGLE IN-LINE, 12 PIN BUSS BAR STANDOFF PC BD EJECTOR JUMPER PINS, JUMPER BALUN CORE POT. TRIM, 10K POT. TRIM, 201, 100 | DRIG-MFGR-PART-ND DM15-390J 196D226X9015KA1 196D276X0035TE4 150D475X9035B2 859-0693 DIBL-20P-108 C47S12-A 2110-001 103 YELLDW 461-2871-01-03-10 450-3704-01-03 2873000902 91AR10K 43P101 | MFGR ARCO SPRAG SPRAG SPRAG WVTK BURND TI ARTHR CALMK CAMB CAMB FARIT BECK SPECT | 1500-13-9000 1500-72-2601 1500-72-7602 1500-74-7502 1700-00-0693 2100-03-0051 2100-03-0073 2100-05-0024 2800-07-0012 3000-00-0034 3000-00-0035 3100-00-0002 4600-01-0315 4600-11-0100 | 1 5 2 1 1 1 2 6 2 1 3 6 1 1 1 1 1 1 | REFERENCE DESIGNATORS R23 R43 R44 R45 R46 R47 R50 R51 R52 R53 R54 R63 R26 R27 R29 R31 R3 R4 R5 R6 R7 R1 R2 R8 CR3 CR4 CR5 CR6 CR7 CR1 CR2 Q6 Q9 | RES, MF, 1/8W, 1%, 63. 4K RAB RA9 RES, MF, 1/8W, 1%, 78. 7 RES, MF, 1/4W, 1%, 196 RES MODULE, 10K RES MODULE RES MODULE RES MODULE DIODE DIODE TRANS TRANS TRANS | ORIG-MFGR-PART-ND RN55D-6342F RN55D-78R7F RN60D-1960F 4310R-101-103 4116R-001-102 4116R-001-472 699-3R2K(B) 1N746A 1N414B 5082-2B11 2N2369A 2N3646 2N3903 | MFGR TRW TRW BOURN BOURN BOURN FAIR HP MOT NSC | 4701-03-6342 4701-03-7879 4701-13-1960 4770-00-0008 4770-00-0020 4770-00-0021 4801-01-0746 4807-02-6666 4809-02-2811 4901-02-3691 4901-03-6460 4901-03-9030 | 1 15 4 3 2 1 1 1 4 2 1 1 1 | U10B | IC | F100101 | PART-NO MFG | R WAVETEK NO. | 1 |
| REFERENCE DESIGNATORS C15 C24 C30 C32 C34 C36 C26 C28 C2 NONE R24 R42 R11 R37 | PART DESCRIPTION CAP, MICA, 39PF, 500V CAP, TANT, 22MF, 15V CAP, TANT, 27MF, 35V CLOCK SOCKET, 20 PIN SOCKET, SINGLE IN-LINE, 12 PIN BUSS BAR STANDOFF PC BD EJECTOR JUMPER PINS, JUMPER BALUN CORE POT, TRIM, 20T, 100 POT, TRIM, 20T, 14K POT, TRIM, 20T, 10K | DRIG-MFGR-PART-ND DM15-390J 196D226X9015KA1 196D276X0035TE4 150D475X9035B2 859-0693 DIBL-20P-108 C47S12-A 2110-001 103 YELLOW 461-2871-01-03-10 450-3704-01-03 2873000902 91AR10K 43P101 43P102 | MFGR ARCO SPRAG SPRAG SPRAG WVTK BURND TI ARTHR CALMK CAMB CAMB FARIT BECK SPECT SPECT | 1500-13-9000 1500-72-2601 1500-72-7602 1500-74-7502 1700-00-0693 2100-03-0073 2100-03-0073 2100-05-0024 2800-07-0012 3000-00-0035 3100-00-0002 4600-01-0315 4600-11-0100 4600-11-0202 | 1 5 2 1 1 1 2 6 2 1 3 6 1 1 1 1 1 1 | REFERENCE DESIGNATORS R23 R43 R44 R45 R46 R47 R50 R51 R52 R53 R54 R63 R26 R27 R29 R31 R3 R4 R5 R6 R7 R1 R2 R8 CR3 CR4 CR5 CR6 CR7 CR1 CR2 Q6 Q9 Q8 Q3 | RES, MF, 1/8W, 1%, 63. 4K R48 R49 RES, MF, 1/8W, 1%, 78. 7 RES, MF, 1/4W, 1%, 196 RES MODULE, 10K RES MODULE RES MODULE, 4. 7K RES MODULE DIODE DIODE TRANS TRANS TRANS TRANS TRANS TRANS | ORIG-MFGR-PART-ND RN55D-6342F RN55D-78R7F RN60D-1960F 4310R-101-103 4116R-001-102 4116R-001-472 699-3R2K(B) 1N746A 1N414B 5082-2811 2N2369A 2N3646 2N3903 2N3905 2N4258 | TRW TRW BOURN BOURN BOURN FAIR HP MOT NSC NSC ITT NSC MOT | 4701-03-6342 4701-03-7879 4701-13-1960 4770-00-0019 4770-00-0021 4801-01-0746 4807-02-6666 4809-02-2811 4901-03-6460 4901-03-6460 4901-03-9030 4901-03-9030 4901-03-9050 4901-04-2580 | 1 15 4 3 2 1 1 1 4 2 1 1 1 | U10B | IC | F100101 | PART-NO MF(FA) | R WAVETEK NO. | 1 |
















THIS DOCUMENT CONTAINS PROPRIETARY INFOR-MATION AND DESIGN RIGHTS BELONGING TO WAVETEK AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION U20A — C41— —R82— -R116-**ASSEMBLY** —С36— -R108--R12--WAVETEK SAN DIEGO - CALIFORN **DELAY & WIDTH** TOLERANCE UNLESS OTHERWISE SPECIFIED XXX · 010 ANGLES · 1 XX · 030 DO NOT SCALE DWG 859 1100-00-0694














-R23--C15-O_{E3} E4 O_{E5} E6 O_{E5} E6 C(10) T 7 O 1P1 O 1P2 O | —C9— → C7 U13B REV C10 C10 ASSEMBLY CG CB SCRATCH PAD

THIS DOCUMENT CONTAINS PROPRIETARY INFOR-MATION AND DESIGN RIGHTS BELONGING TO WAVETEK AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION.

| REMOVE ALL BURRS AND BREAK SHARP EDGES | DRAWN | DATE | VAVE | ETEK SAN DIEGO | |
|---|--|----------|-----------------|----------------|------------|
| MATERIAL | PROJ ENGR | | TITLE | SAN DIEGO | CALIFORNIA |
| | RELEASE APPROV | <u> </u> | | * | |
| FINISH WAVETEK PROCESS | TOLERANCE UNL OTHERWISE SPEC XXX · 010 ANG XX · 030 | | SCR/ | ATCH PAD RAM | |
| | DO NOT SCALE | DWG | MODEL NO 859 | 1100-00-0688 | REV D |
| | | | CODE 23338 | | OF 1 |










THIS DOCUMENT CONTAINS PROPRIETARY INFOR-MATION AND DESIGN RIGHTS BELONGING TO WAVETEK AND MAY NOT BE REPRODUCED FOR ANY REASON EXCEPT CALIBRATION, OPERATION, AND MAINTENANCE WITHOUT WRITTEN AUTHORIZATION. ---C19---C28 C27 — OL1 +O^{C10} E1 **② ②** E2 REMOVE ALL BURRS AND BREAK SHARP EDGES WAVETEK SAN DIEGO • CALIFORN MICROPROCESSOR TOLERANCE UNLESS
OTHERWISE SPECIFIED
XXX · 010 ANGLES · 1
.XX · 030

DO NOT SCALE DWG
SCALE FINISH WAVETEK PROCESS 859 1100-00-1317 SHEET 1 OF 1 DE 23338









O_{TP3} GND 9 10 11 12 13 14 15 16 ISO 1 F G DIGITAL JOIN OTP25V -C12 - 1 لم - 44 - 44 - 14 - 12 - 13 1843 1747 -R12-Set 33 -R32-CI7 I TPI0 O O TP9 O F TPII TP5O TP6 В TP12O -R29c20 C **15C1** ASSEMBLY REV **-€2**2 # 28 D WAVETEK SAN DIEGO + CALIFORM TOLERANCE UNLESS
OTHERWISE SPECIFIED
XXX : 010 ANGLES : 1
XX : 030
DO NOT SCALE DWG
SCALE **GPIB INTERFACE** FINISH WAVETEK PROCESS

859

1100-00-0685





APPENDIX A

Table A-1. American Standard Code for Information Interchange (ASCII)

| b7_b6_B _{ITS} | b5_ | | | | 000 | MSG1 | ⁰ 01 | MSG | 010 | MSG | 011 | MSG | ¹ 0 ₀ | MSG | ¹ 0 ₁ | MSG | ¹ 10 | MSG | 1 ₁₁ | MSG |
|-----------------------------|---------|----------|---|-----------------|-----|------------------|-----------------|--------------|----------|----------|---------------------------------|----------|-----------------------------|--|-----------------------------|-------------|-----------------|--------------|-----------------|------------|
| 115 | b4 ↓ | b3 b | 2 b1 | column row v | 0 | | 1 | | 2 | | 3 | | 4 | | 5 | | 6 | | 7 | |
| , | 0 | 0 (| 0 | 0 | NUL | | DLE | | SP | A | 0 | A | @ | A | Р | A | 1 | A | р | |
| | 0 | 0 | 1 | 1 | SOH | GTL | DC1 | LLO | ! | | 1 | | Α | | Q | | а | | q | |
| | 0 | 0 | 1 0 | 2 | STX | | DC2 | | " | | 2 | | В | | R | | b | _ш_ | r | Ш |
| | 0 | 0 | 1 1 | 3 | ETX | | DC3 | | # | | . 3 | — W— | С | | S | | С | -8- | S | - 8 - 8 |
| | 0 | 1 | 0 0 | 4 | EOT | SDC | DC4 | DCL | \$ | 빌 | 4 | _ë_ | D | EVICE | Т | - EVICE - | d | | t | |
| | 0 | 1 | 0 1 | 5 | ENQ | PPC ³ | NAK | PPU | % | EVI | 5 | <u> </u> | E | <u> </u> | U | 上岩_ | е | | u | _8_ |
| | 0 | 1 | 1 0 | 6 | ACK | | SYN | | & | L_₽_ | 6 | L-P- | F | <u> </u> | V | Lē_ | f | <u> </u> | V | ≿ |
| | 0 | 1 | 1 1 | 7 | BEL | | ETB | | <u> </u> | | 7 | | G | | W | <u> </u> | g | <u> </u> | w | |
| | 1 | 0 | 0 0 | 8 | BS | GET | CAN | SPE | (| ASSIGNED | 8 | | Н | ASSIGNED | Х | L W | h | 1 Z | х | DEFINED |
| | 1 | 0 | 0 1 | 9 | нт | TCT | EM | SPD |) | L8- | 9 | ASSIG | 1 | L 8 _ | Υ | ASSIGNE | i | — <u>—</u> — | у | |
| | _ | \vdash | 1 0 | 10 | LF | <u> </u> | SUB | | <u> </u> | | <u> </u> | | J | | Z | | j | (5 | Z | |
| | 1 | 0 | 1 1 | 11 | VT | | ESC | | + | ₹_ | <u>;</u> | _₹_ | K | —¥_ | [| <u>_</u> ₹_ | k | ZŽ. | { | MEANING |
| | 1 | 1 | 0 0 | 12 | FF | | FS | | | 2 | < | | L | | | l î | | L_ă_ | 1 | _₽_ |
| | 1 | - | 0 1 | | CR | <u> </u> | GS | | <u> </u> | | = | | М | |] | | m | Σ | 1 | 2 |
| | 1 | 11 | 1 0 | 14 | so | <u> </u> | RS | | Ŀ | | > | 1 | N | | ^ | 1 1 | n | | ~ | * |
| | 1 | 1 | 1 1 | 15 | SI | | US | <u> </u> | | 1 1 | ? | UNL | 0 | | | UNT | 0 | 1 1 | DEL | |
| | | | | | 1 | $\sqrt{}$ | ` | \checkmark | ` | - | ~ | | \ _ | | V | / | 1 | | | - 1 |
| | | | ADDRESSED UNIVERSAL 4 LISTEN TALK COMMAND COMMAND ADDRESS ADDRESS GROUP GROUP GROUP (ACG) (UCG) (LAG) (TAG) | | | | | | | | | | | | | | | | | |
| PRIMARY COMMAND GROUP (PCG) | | | | | | | | | | GR | V NDAR MANE OUP CG) | | | | | | | | | |

'MSG = INTERFACE MESSAGE
'b1 = DIO1 . . . b7 = DIO7
'REQUIRES SECONDARY COMMAND
'DENSE SUBSET (COLUMN 2 THROUGH 5)

| DC4 = DCL | Device clear | |
|-----------|---------------------------|---------------------------------------|
| DC1 = LLO | Local lockout | |
| NAK = PPU | Parallel poll unconfigure | Universal Command Group |
| EM = SPD | Serial poll disable | |
| CAN = SPE | Serial poll enable | , , , , , , , , , , , , , , , , , , , |
| | | |
| SOH = GTL | Go to local |) |
| EOT = SDC | Selected device clear | |
| ENQ = PPC | Parallel poll configure | Addressed Command Group |
| BS = GET | Group execute trigger | |
| HT = TCT | Take control | <i>)</i> |

Table B-1. Programming Command Summary (Excluding GPIB Command Groups, which are given in Appendix A)

APPENDIX B

| Control and Data Names | Model 859 Key | ASCII Character | | Control and Data Names | Model 859 Key | ASCII Character | |
|----------------------------------|-----------------------|--------------------|-------------|--------------------------------|--------------------------|--------------------|--|
| Change Signs | +/- | _ | | ecall Next Stored | None | Т | |
| Decimal Point 0,1,2, 9 | 0,1,2,9 | 0,1,2, | Le | eading Edge | TRANSITION LEAD EDGE | U | |
| Upper Amplitude | LEVEL UPPER | A A | Tr | ailing Edge | TRANSITION TRAIL EDGE | V | |
| Mode | MODE | В | Ti | me Interval | TIME INTVL | W | |
| Function | FUNC | С | | ecall Previous ored Setting | None | X | |
| Lower Amplitude | LEVEL LOWER | D | Re | ecall Stored | RCL SET | Y | |
| ×10 Multiplier | EXP | E | Sy | stem Reset | RESET | Z | |
| Frequency | REPETITION FREQ | F | Gl | ET . | None | %G | |
| Output Channel | CHNL | G | Se | rvice Request | None | %Q | |
| Gate Reset | MAN TRIG (Release) | н | | lk Message rminator Select | None | %T %X | |
| Execute | EXEC | l l | - | Function | ı (C) Codes | | |
| Manual Trigger | MAN TRIG (Push) | J | 0 | Single Pulse | | | |
| Trigger Format | TRIG | K | 1 | Double Pulse | | | |
| | FORMT | | 2 | Square Wave | | | |
| Delay | DELAY | L | 3 | Inhibit (no output, no | error checking) | | |
| Store Settings | STORE SET | М | | | | | |
| Width | WIDTH | N | | Mode (| (B) Codes | | |
| Output Normal or Complemented | OUTPUT NORM/COMP | 0 | 0 | Continuous | | | |
| Output Off or On | OUTPUT OFF/ON | P . | 1 2 3 | | | | |
| Burst Length | BURST | R | 4 | Burst External Width | | | |
| Period | REPETITION PER | S | 5 | Time Interval | | | |

APPENDIX B

Table B-1. Programming Command Summary (Continued)

| - | Trigger Format (K) Codes | Output Normal/Complemented (O) Codes | | | | | |
|---|---|--------------------------------------|---|--|--|--|--|
| 0 | BNC Rear Panel Connector, Rising Edge | 0 | Normal | | | | |
| 1 | BNC Rear Panel Connector, Falling Edge | 1 | Complemented | | | | |
| 2 | Manual Trigger From Front Panel or GPIB | SRQ (%Q) Codes | | | | | |
| | Output Off/On (P) Codes | | | | | | |
| 0 | Off | | NOTE | | | | |
| 1 | On | | This parameter selects the conditions under which the GPIB SRQ signal will be | | | | |
| | | | sent by the 859. | | | | |
| - | Talk Message (%T) Codes | 0 | SRQ not sent | | | | |
| | NOTE | | SRQ sent if a programming error occurred | | | | |
| | This parameter selects which kind of message the 859 will send when it is addressed | 2 | SRQ sent upon completion of a waveform output in any mode except continuous. | | | | |
| | as a talker on the GPIB. | 3 | SRQ sent if either of the events (1, 2) above occurs | | | | |
| 0 | Status of triggered indicator. H 1 is sent if the instrument is outputting a waveform in the triggered, burst or time interval mode. H 0 is sent if | Get Mode (%G) Codes | | | | | |
| | not. | | NOTE | | | | |
| 1 | List of action and parameter selectors which caused programming errors. When read, this list is set to null. | | This parameter selects which kind of action the 859 will take when it receives a GET command. | | | | |
| 2 | Poll byte which would be sent in response to a GPIB serial poll. | 0 | Execute and trigger upon receipt of GET com- | | | | |
| 3 | Value of parameter selected by the most recent- | | mand (no error checking). | | | | |
| | programmed selector. | | Fetch next stored setting, execute and trigger upon receipt of GET command (no error check- | | | | |
| 4 | State of waveform parameters common to both channels. | | ing). | | | | |
| 5 | State of waveform parameters in channel 1. | - 1 | Fetch previous stored setting, execute and trig- ger upon receipt of GET command (no error checking). | | | | |
| 6 | State of waveform parameters in channel 2. | | | | | | |

